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Abstract
A new hybrid diverter design for an On-Load Tap Changer (OLTC) is presented and experimen-
tally validated. The design differs from existing semiconductor-assisted OLTC systems in that the
part of the system containing semiconductor devices is connected in a purely shunt configuration
to the main current path, resulting in a system that is electrically robust and very low loss. The
new design provides zero-current, zero-voltage operation of both diverter switches at all times,
effectively eliminating arc-induced contact wear. Contact lifetime of over twenty-five million op-
erations is demonstrated. Contact wear rates under the new design are compared experimentally
with those under alternative contact protection schemes and are shown to be dramatically reduced.
A fast electromechanical switch intended for use under the new hybrid diverter is presented.
The low-wear conditions created by the new diverter allows a dramatic reduction in the switch
moving mass when compared to that of the standard OLTC, allowing sub-half-cycle actuation
times to be achieved. A study of switch topology is made in order to guide the design process.
An analysis of a magnetic actuator providing both high actuation and static contact forces is also
presented.
In a second strand of this thesis, a general method of formulating optimal modulation problems
for thin power electronic systems incorporating a buck converter is presented. The method is
employs a frequency domain representation of the buck converter where the describing equations
are formed into a square matrix relating a set of input harmonics to sets of output harmonics.
This allows the interaction between the buck converter and a set of linear filters to be modelled
in a systematic way. Two example circuits, the Inverter-Less Active Filter and the Controllable
Network Transformer, are used as example problems. The use of general-purpose optimisation
software for finding optimal modulation waveforms for these circuits is demonstrated.
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Notation
General subscripts: min – minimum, max – maximum,
av – average, pk – peak, tot – total
Generic quantities
η Efficiency
θ Mechanical or electrical angle
ω Mechanical or electrical angular frequency
Φ Flux linkage
fsw Switch-mode converter switching frequency
t Time
B Flux density
E Energy
F Force
I Current or moment of inertia
J Second moment of inertia
∆I Ripple current of switch-mode converter
P Power
T Torque or temperature
V Voltage
Line quantities
ω0 Line angular frequency
I0 Amplitude of a sinusoidal load current
IAC Load current
IIT Inter-tap circulating current
V0 Magnitude of a sinusoidal inter-tap voltage
VIT Inter-tap voltage
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Single switch circuits of Chapter 2
IS Switch current
IT Thyristor pair current
VD Diversion voltage
VS Switch voltage
VT Thyristor pair voltage
Hybrid diverter circuit of Chapter 3
ICD Controlled source capacitor current
ID Controlled source current
IL Left leg current
ILD Controlled source inductor current
IR Right leg current
ISL Left switch current
ISR Right switch current
ITL Left thyristor pair current
ITR Right thyristor pair current
PA Power dissipated by the controlled source amplifier
PD Power dissipated by the diverter thyristor pairs
PS Power dissipated by the diverter
QI Residual switch current performance measure
QV Residual switch voltage performance measure
VA Controlled source amplifier voltage
VD Voltage across controlled source
VDC Controlled source DC supply voltage
VSL Left switch voltage
VSR Right switch voltage
VTL Voltage across left thyristor pair
VTR Voltage across right thyristor pair
Thyristor model of Chapter 3 and Appendix A
RT Resistance of thyristor in on-state
16
VT Total thyristor voltage
VJ Constant component of thyristor voltage
Linear transfer functions of Chapter 3
ωa Cutoff frequency of voltage amplifier
ωg Current loop compensator cutoff frequency
ωha Voltage loop compensator cutoff frequency (law A)
ωhb Voltage loop compensator cutoff frequency (law B)
ωis Cutoff frequency of current sensors
ωvs Cutoff frequency of voltage sensors
g Current loop compensator DC gain
ha Voltage loop compensator DC gain (law A)
hb Voltage loop compensator DC gain (law B)
C(s) Diverter capacitor path transfer function
G(s) Current loop compensator transfer function
HA(s) Voltage loop compensator transfer function (law A)
HB(s) Voltage loop compensator transfer function (law B)
Idis Thyristor disturbance current
L(s) Diverter inductor path transfer function
M(s) Voltage amplifier transfer function
Vdis Thyristor disturbance voltage
W (s) Voltage sensor transfer function
Y (s) Current sensor transfer function
Hysteresis controller parameters of Chapter 3 and Appendix D
s Gain scaling factor
a Frequency scaling factor
v Modulation depth
o Offset current
Switch and contact model of Chapters 4 and 5
ψ Supertemperature of contact
ψm Melting temperature
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ψr Room or ambient temperature
ψs Softening temperature
ta Arcing time
to Opening time
te Arc extinction time
Ea Arc energy
Ia Arc current
Va Arc voltage
Switch design of Chapter 5
b Arm breadth
d Standoff distance
h Arm height
L Arm length
Converter modelling of Chapter 6
h Highest constrained harmonic
l Starting value bit
x Vector of switching instances
v(a,m) In-phase component of mth harmonic of quantity v
v(b,m) Quadrature component of mth harmonic of quantity v
Nh Number of harmonics included in model
Nc Number of constraints in optimisation problem
Ns Number of switching instances
Chapter 6 diacritics: f¯ – time domain function, f˜ – frequency domain function,
xˆ, lˆ – optimal switching pattern,
x` – alternate optimal switching pattern representation
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Chapter 1
Introduction
This thesis consists of two parts that may be considered to independently address some aspects
of the related topics of hybrid power electronics and thin power electronics in electrical power
networks. Whilst the two parts may be considered separate in the sense that they represent
quite different research topics in the general area of electrical power networks, the justification for
investigation in each area is similar.
1.1 Hybrid and thin power electronics
A hybrid power electronic system utilises a combination of modern semiconductor power devices
and traditional ‘copper-and-iron’ in order to leverage the strengths of the two different technolo-
gies. The term copper-and-iron is intended to generally encompass a range of ‘non-semiconductor’
devices such as high-current mechanical switches, line-frequency transformers or rotating machines.
The interest in hybrid power electronics stems from its potential to deliver much of the flexibility
of advanced semiconductor based systems whist retaining the robustness, low capital cost and high
operating efficiency of the traditional copper-and-iron machine.
Thin power electronics concentrates on the design of minimal and cost effective power con-
verters. Part of the research effort targets the direct processing of an AC input to an AC output
without the use of an intermediate DC stage. This is a significant departure from the commonly
used back-to-back inverter arrangement which finds application in a broad range of energy con-
version systems. Cost savings may be delivered by a reduction in the number of active switching
devices and the elimination of bulk energy storage such as the DC link capacitor.
The fundamental link between the two fields is a push to broaden the areas in which power
electronics may be employed in electrical power networks. This will generally be achieved through
the reduction in the total cost of ownership of a particular system opening up an area traditionally
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served by non-power-electronic systems. The cost of ownership of a particular system comprises of
system capital costs and system operating costs, both of which may be influenced by the application
of hybrid and thin design principles.
1.2 Flexible AC Transmission Systems (FACTS)
The availability of high performance semiconductor devices capable of switching at power levels
found in electrical transmission and distribution networks is relatively new. These devices have
driven the emergence of an area of research known as Flexible AC Transmission Systems (FACTS).
FACTS encompasses a range of electrical and electronic systems designed to perform a range of
functions for both the transmission and distribution of electrical energy over the existing (predom-
inantly AC) network [2]. These functions range from the thyristor static-VAR compensator (SVC)
used to provide reactive power support, through to the static line compensator (STATCOM) util-
ising fast semiconductor devices switching at many times the fundamental network frequency and
designed to replace rotating synchronous compensating machines [2, 3]. A highly flexible device,
known as the Unified Power Flow Controller (UPFC), can be used to provide simultaneous and
independent control of phase voltage and angle using a series-shunt connection. The UPFC is pri-
marily designed to control the power flow distribution between two or more parallel lines. As the
UPFC employs semiconductor devices switching at many times the line frequency and incorporates
a bulk energy storage element (a DC link capacitor) it may also provide a number of secondary ser-
vices, including line sag compensation, harmonic distortion correction and phase balancing [2, pp.
51-56] [4, Ch. 1].
1.2.1 Limitations of FACTS
Whilst FACTS devices would appear to offer many advantages to the network operator in terms
of flexibility (for example, providing dynamic flow control and increased network utilisation), their
use has perhaps not been as extensive as once envisaged. The fundamental issue of cost must be
considered:
1. The initial capital cost of a FACTS installation is often considerably higher than that of a
‘traditional’ installation due to the relative cost of semiconductor power devices and their
supporting systems.
2. The long term operating costs of a FACTS installation typically compare unfavourably with
those of a traditional installation due to greater overall electrical losses.
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In this context the term traditional is intended to refer to an installation not employing semicon-
ductor devices for power control, instead, control may be exercised by electro-mechanical switching
of passive components or by the use of a rotating machine.
Typically, a FACTS device will provide superior flexibility and control compared to a traditional
installation and therefore a certain increase in the cost of an installation might be expected and
absorbed by the network operator in order to gain these control advantages. However, in the case
of complex FACTS devices such as the UPFC, capital and operating cost concerns may severely
limit uptake. Only in situations where the added functionality of FACTS outweighs the higher
initial cost and the significant increase in electrical loss is such a system considered. For example, a
scenario may be envisaged in which the use of FACTS devices to balance power flow across several
parallel lines may produce an overall power loss reduction (i.e. through a reduction in overall
I2R loss through improved current sharing) despite the fact that the FACTS devices introduce an
additional loss themselves [5]. FACTS have also been shown to improve power system reliability
through the maximisation of transmission capacity when one or more lines are lost [6]. There is
clearly a cost-benefit analysis to be considered here; a technology exists that can provide greater
network flexibility than ever before, however, the technology as it stands today incurs both a
greater capital cost and long term operating cost, making the technology unattractive in most
situations. To make FACTS attractive in a larger variety of power system applications than it is
at present, FACTS must become cheaper both in terms of the initial investment required and long
term operating costs.
1.2.2 A tradeoff between system flexibility and system costs
Fig. 1.1 shows four systems designed to provide control over power flow in electrical networks,
ordered to reflect the cost-flexibility tradeoff inherent in their design. An example of a fully rated
system is the Voltage Source Converter (VSC) DC link. As the converters process the entire power
flowing in the link, full control over the real power flow between converters is obtained. Power flow
may be varied between zero and the maximum line rating. VSCs also allow independent control
of reactive power at both ends of the link.
The UPFC device also provides control of the power flow but at a ‘reduced’ level. The converters
are partially rated : Typical installations may process only 0.1 − 0.2 p.u. of line power, (e.g. [7]).
Control over power flow is obtained by the injection of a series voltage with the AC line in order
to change the apparent angle difference between sending and receiving end voltages. In a typical
application, the UPFC will provide full control over real power flow and reactive power exchange.
The UPFC cannot interface electrical networks of different frequency or that have widely varying
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angle difference. Thus, whilst the UPFC is significantly less expensive (due to the lower converter
ratings), it is also less flexible (because the ability to interface unsynchronised electrical networks
is lost). Using the terms introduced in Section 1.1, the UPFC may be regarded as thin when
compared to the DC link.
The mechanical-OLTC phase shifter is an example of a copper-and-iron system employing no
power semiconductor devices. Control over power flow is provided by injection of a series voltage
into the line, much like for the UPFC. However, this voltage is not ‘constructed’ from a DC bus
voltage by switching semiconductor devices (as in the UPFC) but is provided by a ∆−Y connected
transformer [8, pp. 142-143]. Control over the magnitude of the injected voltage (and therefore
the phase shift introduced) is obtained by the use of an On-Load Tap Changer (OLTC). A hybrid
OLTC design may be considered as a direct replacement for a purely mechanical OLTC offering
an increased speed of operation and a greater number of operations over the system service life.
This might entail the use of thyristor pairs in place of, or in parallel with, mechanical switching
elements [9, 10]. In this way, the flexibility of the system may be enhanced at a small increase in
system cost.
The use of a DC link is generally not suggested purely in order to provide a greater degree of of
power flow control in an existing network. Instead, the DC link is installed in situations where an
AC link is simply not practical, e.g. for connection between unsynchronised networks or for power
transmission over very long distances. However, it serves to demonstrate the ‘complete’ flexibility
of a full power electronics solution. In many cases, partially rated power electronic devices such
as the UPFC also do not strike the correct cost-flexibility balance; they provide good flexibility
but their cost is too great. For example, phase shifting transformers are employed on the GB
transmission network at power levels of up to 2750 MVA (±20 % buck/boost) [11, Table B.4b] for
which a UPFC solution may be prohibitively expensive. It is suggested that in this particular
application, the logical step may instead be towards a hybrid-OLTC phase shifter rather than
towards a UPFC.
1.2.3 Reducing system ‘silicon content’
The ‘silicon content’ of a particular power electronic system will depend to some degree on the
choice of active device and the circuit topology chosen. However, to a first approximation the
amount of silicon required may be assumed to be proportional to the power processed by that
system and independent of the particular circuit topology [12]: Higher blocking voltages require
thicker depletion regions or a greater number of series connected devices. Higher currents require
greater individual device area or a greater number of parallelled devices. A distinction may be
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Figure 1.1: Four systems used for controlling power flow.
made between overall system silicon content and ‘current path’ silicon: The total quantity of
system silicon affects capital cost only (more devices cost more to purchase), whereas a greater
number of devices in the current path will tend to increase losses (more junctions cause greater
forward voltage drop).
A reduction in the circuit silicon content of a system may be made in three main ways; via
reduction in individual device rating, by a reduction in the total number of devices and by the use
of alternative device types. Of these, hybridisation primarily targets the reduction of device ratings
and numbers but a lowering of device ratings may widen the device choice (e.g. allow the use of
IGBTs in place of thyristors). Thin power electronic systems typically target a reduction in device
numbers and specifically a reduction in current path silicon. However, it may also prove advan-
tageous to exploit different device types (for example, thin power converters require bidirectional
switches whereas the standard full-bridge inverter requires only unidirectional switches).
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In terms of device ratings, both the ‘nameplate’ electrical rating and long-term duty-cycle of a
particular semiconductor switch must be considered. Lower nameplate ratings of semiconductors
directly equates to lower capital cost-per-part. A low duty-cycle would suggest that whilst losses
during device conduction may be relatively high, the contribution to average energy consumption
(and thus operating losses) over the lifetime of the system would be low. Furthermore, if semicon-
ductor operating windows can be constrained to a suitably short length of time, low duty-cycle
operation may allow the use of smaller, lower cost thermal management systems.
1.2.4 Example of hybridisation: The Doubly Fed Induction Generator
A good example of a reduction in semiconductor device rating through hybridisation is found in
the Doubly Fed Induction Generator (DFIG), where control over the magnitude, frequency and
phase of the stator voltage can be exercised by exciting the rotor with an appropriate waveform
sourced from a power electronic converter (typically a back-to-back inverter) [13]. In this case,
the power electronics are required to process only a fraction of the power output by the system
as a whole but flexible control of the power flow is maintained. Effectively the system is a hybrid
of a semiconductor inverter and a modified traditional copper-and-iron rotating machine which
provides many of the advantages of a fully-rated power electronics interface but at a lower cost. A
‘non-hybrid’ alternative is a full power electronics interface inserted between a traditional induction
generator and the electrical network. In this case, the power electronic system must process the
full power output of the system which entails a large converter and correspondingly high converter
losses. Typically such ‘fully rated’ inverter systems offer a wider speed control range than possible
under a DFIG [14, p. 303]. In summary, the reduction in converter ratings offered by the DFIG
potentially allows both a capital cost reduction (due to a smaller converter) and a decrease in
operating costs (due to higher overall system efficiencies) at the loss of some flexibility (in the form
of a reduced speed range).
1.2.5 Example of a thin converter: The Controllable Network Transformer
The thin Controllable Network Transformer (CNT) [15] provides control of the relative voltage
magnitudes between two buses on the electrical network, much like a standard Line Frequency
Transformer (LFT) and On-Load Tap Changer (OLTC) arrangement [3, p. 678]. In addition,
the CNT may allow the harmonic content of the output quantities and the relative phases of
the two voltages to be adjusted, a capability that is not normally provided by standard OLTC
systems [16, 17]. In the simplest form, the CNT employs a buck switcher as the active element,
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one port of which represents the ‘primary’ side and the other the ‘secondary’ side of the system. A
modulation waveform of fixed duty-cycle applied to the buck switcher will produce a transformation
ratio from primary to secondary equal to the duty-cycle. More complex modulation waveforms
may be used to reject or insert harmonics and phase shifts into the input current or output voltage
waveforms. The use of a buck switcher is a departure from the back-to-back inverter arrangement
often considered in this type of application. Per phase, the buck switcher requires two active
devices whereas the back-to-back inverter requires four (however, the buck switcher devices must
be bidirectional as in the matrix converter [18]). The DC-link capacitor of the back-to-back inverter
is eliminated, although some filtering elements will be required to suppress switching harmonics.
Thus the thin converter offers a reduction in current path silicon and total number of devices as
well as the elimination of bulk energy storage (e.g. the DC-link capacitor), all of which represent
potential cost savings.
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Chapter 2
Background
The On-Load Tap Changer (OLTC) was selected as presenting a promising target for a hybrid
power electronics research effort. The OLTC was considered to present many of the defining char-
acteristics of a system that might benefit from application of hybrid power electronics principles:
The classic OLTC is a large mechanical system that may be functionally enhanced or cost-reduced
by integration of a small amount of assisting power electronics. OLTC designs in operation at
the present time are almost universally purely mechanical and have many years of reliable service
recorded. However, these OLTC designs will struggle to offer the operating speed and lifetime
number of operations required in electrical networks of the future, where voltage control may need
to exercised more frequently. For example, it is probable that future networks will contain a high
level of distributed generation compared to that seen at present, leading to greater variation in
power flows over the course of a day. More frequent tap change operations may be required to
meet voltage limits whilst avoiding curtailment of generation [19, Ch. 5] [20]. In order to provide
a background for the proposed hybrid electronic OLTC considered later, a brief discussion of the
role traditionally fulfilled by the OLTC now follows.
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2.1 Reactive power and voltage control on the AC network
Operation of large AC electrical networks involves the maintenance of system frequency and bus
voltages within a narrow band according to rules agreed between governments, service suppliers
and consumers. Frequency is a system-wide property of the network and the change in frequency
over time is determined by the balance between real power produced by a network’s generating
centres versus that consumed by the connected loads. This balance is maintained by the use of
governor systems to control generator real power output [8, Ch. 4].
Overall system voltage is set by the large generating centres of the network. However, individual
bus voltages are determined principally by the reactive power flow along interconnecting AC lines
and will vary across the network [8, Ch. 5]. Changes in both the overall magnitude as well as
the geographical variation of generation and consumption of real and reactive power cause bus
voltages to vary over time. In some cases it may be impossible to satisfy the voltage limits at
a given bus across all possible loading scenarios merely by suitable design of the static network
(e.g. by connecting additional fixed capacitance at a bus in order to compensate for reactive power
consumption by a particular load). In these cases some form of active control of bus voltage is
required which may be provided by a variety of electrical and electronic plant. These systems may
be split into two distinct categories depending on the way in which they influence bus voltage:
1. Reactive voltage control systems — reactive devices placed in series with an AC line or
in shunt connection at a bus. An example is the Thyristor Switched Capacitor (TSC) or
Thyristor Controlled Reactor (TCR) forming part of a Static VAR Compensator (SVC) [3,
pp. 639-654]. Such systems provide dynamic reactive power compensation and hence may
influence bus voltages in real time as generation and load vary.
2. Direct voltage regulators — devices that directly modify bus voltages by modifying the mag-
nitude of an AC voltage source. This may be achieved, for example, by adjusting the turns
ratio of a transformer connecting two buses by using an On-Load Tap Changer (OLTC) [3, pp.
678-681].
A system that performs dynamic adjustment of transformer turns ratio is known as an On-Load
Tap Changer (OLTC) or Under-Load Tap Changer (ULTC) in order to differentiate it from fixed
tap transformers or off-load tap changers which may only be adjusted when taken out of service.
On-load tap changing transformers are employed throughout the AC network across a broad range
of voltage and power levels.
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2.1.1 OLTCs on the transmission network
Operating on the transmission system implies extra-high voltages (in the UK up to 400 kV) and
high powers (between 100 MVA and 1000 MVA) and therefore large device sizes. In the UK, OLTCs
are typically incorporated at in-feeds and out-take points of the transmission network, including at
the grid connection point of large generating plants and between networks levels (e.g. between the
supergrid network at 400 kV and 275 kV to the sub-transmission network at 132 kV [3, p. 679]).
Coordinated operation of OLTCs on the transmission network may be used to change the overall
network voltage whereas operation of individual OLTCs is used to alter the flow of reactive power
through the connected transformer and adjust individual bus voltages [3, p. 678]. OLTCs may
operate on a seasonal or daily cycle in order to compensate for variation in load, although infrequent
(e.g. winter-summer) cycling may be performed simply by adjusting transformer taps off-load.
Some OLTCs may operate more often to optimise reactive power flow in a complex interconnected
network in order to obtain more desirable network operating points (e.g. by extending SVC
operating margins [21] or to reduce overall network losses [22]) .
A further application of OLTCs is their use with phase shifting transformers. Phase shifting
transformers typically employ a combination of star and delta winding transformers to inject a
phase shifted fundamental voltage in series with a particular electrical path [3, pp. 245-249]. By
adjusting the magnitude of the injected voltage using an OLTC it is possible to produce a variable
relative phase shift between the voltages at each end of the path. Power flow through a particular
line may be approximated by [8, p. 85]
P ≈ |V1| |V2| sin(δ)
X
, (2.1)
where V1 and V2 are the sending and receiving end voltages, δ is their relative phase and X is
the reactance of the line. The addition of a phase shifting transformer and OLTC arrangement in
series with a line provides control over the relative phase difference between sending and receiving
end voltages experienced by that line and thus allows power sharing between it and other parallel
paths to be controlled. This feature may be useful in situations where the power transmission
capability of a set of parallel lines is limited by the thermal rating of a dominant low reactance
line. The addition of an OLTC equipped phase shifting transformer will allow the power flow
to be shifted out of the limiting line and a subsequent increase in transmission capacity to be
realised due to increased total loading of the parallel connected lines. This controllable power flow
capability might further be used to minimise losses by allocating transmission paths in a more
efficient manner rather than depending on the natural power flow distribution.
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2.1.2 OLTCs on the distribution network
Distribution network feeders tend to have a smaller reactance to resistance ratio (X/R) than
overhead lines used in the transmission network. The voltage rise ∆V at a bus connected at the
end of a line of resistance R and reactance X caused by the connection of a generator with real
power output P and reactive power consumption Q may be approximated (in per-unit quantities)
by [23, pp. 51-54]
∆V =
PR+QX
V
. (2.2)
Thus an increase in generator real power output may be offset by sourcing additional (negative
Q) reactive power at the bus. This is typically exploited on medium-voltage networks (in the UK,
33 kV and 11 kV), however, the effectiveness of reactive power voltage control is dependent on a
relatively high X/R ratio. Low-voltage distribution feeders (in the UK, 415 V) tend to be resistance
dominated (i.e. possess a low X/R ratio) such that only generators with small power output may
be connected without requiring unfeasible levels of reactive power to adequately control voltage
rise [23, pp. 11-12].
Exercising voltage control by changing reactive power flow is therefore less effective on the
distribution network as the reactive current required as a fraction of the in-phase current is larger
and will cause a correspondingly greater I2R loss. Thus direct voltage control at distribution
transformers is more important. A single OLTC may be used to regulate a substation bus voltage
which in turn is provided to all connected feeders, alternatively multiple OLTC devices may be
used for individual feeders or groups of feeders so that feeder voltage may be controlled in a
more fine-grained manner. For heavily unbalanced systems, single-phase tap changers may be
employed in order to allow independent control of phase voltages [3, p. 680]. Autotransformers
with OLTCs may be sited outside substations at one or more points along long feeders in order to
compensate for load-induced voltage drop. OLTCs used in this way may be required to operate
frequently, especially when used on feeders serving few loads where load aggregation does not
provide significant smoothing.
A typical distribution OLTC or SVR (Step Voltage Regulator) may have a ±10 % tap range
with 32 positions in total and may perform a tap change every 2–8 seconds. However, the control
system may impose a minimum tap change interval of 30–60 seconds in order to avoid unnecessary
tap changes triggered by temporary or self-correcting voltage variations [3, p. 682].
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2.1.3 OLTCs for large electrical consumers
Some industrial installations that consume large quantities of electrical energy (e.g. arc furnaces)
may install OLTCs to improve power quality and compensate for voltage dips and sags. In some
situations, the geographical location of the industry may necessitate long transmission lines that
require active compensation of line voltage drop. The stress placed on the OLTC system may
be particulary high when used in this type of application due to the frequency of the corrections
required and power electronic OLTCs may be considered [24].
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2.2 The classic OLTC
The classic OLTC is defined here as a purely electromechanical system incorporating no semi-
conductor device and comprising a tap selector section, a diverter section and some associated
sensing and control systems. Fig. 2.1 is a schematic representation of one phase of the classic
OLTC. This design is representative of most commercially available oil-immersed OLTC systems,
e.g. [25]. An OLTC by definition operates under load, and therefore upon a tap change operation
the load current flowing in one transformer tap must be broken and re-established in another tap
by the OLTC, but in such a way that the load current is not interrupted. The requirement for a
continuous load current means that it is necessary to incorporate a specialised system for managing
the transition between taps. This system is commonly termed the diverter. The combination of
diverter and selector allows tap n − 1 or n + 1 to be reached from the current tap n. Thus the
classic OLTC allows any transformer tap to be selected by repeatedly operating the diverter and
selector, incrementing or decrementing the tap selection by one each time.
selector
diverter
LV1
LV2
HV1
HV2
tapped 
transformer
1
2
3
4
5
6
pivot
A
B C
D
arm movement
RL RR
Figure 2.1: Schematic representation of one phase of the classic OLTC (similar to Fig 1. of [26]).
2.2.1 Diverter
The function of the classic OLTC diverter may be described by considering the idealised system
depicted in Fig. 2.1. The diverter arm is free to move about the central pivot point and may
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be moved rapidly across the four stationary electrical contacts A-D in turn, allowing the load
current to be commutated from one leg of the diverter to the other. The moving arm contact
is sized such that it makes a connection with at least one and never more than two of the sta-
tionary contacts: The movement of the arm from left to right produces the series of connections
(A+B)→(B)→(B+C)→(C)→(C+D). This process is illustrated in Fig. 2.2 for a tap-up operation.
The two intermediate contacts B and C provide momentary current paths that are only active
during the process of performing a tap change. Two inter-tap resistors are present which limit the
inter-tap current at the midpoint of the tap change1. The resistance value of these components
must be high enough to limit this current to a safe value for the connected transformer but also
low enough not to introduce too great a voltage drop across the tap changer path even when the
transformer is heavily loaded (the voltage experienced by the load must remain within defined
limits [27]). Fig. 2.3 represents a simplified model of the classic OLTC diverter in the mid-tap
position. The load current (IAC) is modelled as a current source and the inter-tap voltage (VIT )
is modelled as a voltage source (the effect of transformer inductance and resistance is not mod-
elled). The relationship between the inter-tap circulating current IIT , the load current IAC , and
the inter-tap resistances RL and RR is
VL = RL(IIT − IAC) , IIT = VIT − VL
RR
. (2.3)
Effectively, the inter-tap resistors form a potential divider across the inter-tap voltage. The voltage
at the midpoint M should fall to no less than the voltage of the outgoing tap connection L and can
be no greater than half the inter-tap voltage if the system is constrained to be symmetrical (i.e.
RL = RR = R so that left-to-right and right-to-left tap operations behave identically). In this case,
the difference between the left tap voltage and the midpoint voltage is given by VL = VIT (1−m)/2
where 0 ≤ m ≤ 1. Combining the above equations and solving for the inter-tap current gives
IIT
IAC
=
1 +m
2m
. (2.4)
The inter-tap circulating current must therefore be at least as great as the load current (m = 1). If
smaller transient drops are desired (small m), a high circulating current is required (large IIT ). To
limit the transient dip to 10 % of the inter-tap voltage would require IIT /IAC = 5.5, for example.
The magnitude of the circulating currents employed by commercially available OLTC systems are
difficult to obtain and vary depending on configuration but are believed to lie in the range of
1in some designs, inter-tap reactors are used in place of resistors to perform a similar role. Reactor type designs
are less common and only resistor type designs are discussed here.
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2–3 p.u. for units such as that of [25]. Note that the above analysis was performed for a tap-up
operation, Fig. 2.3 may be modified to reflect a tap-down operation by reversing the direction of
VIT . In this case, the resulting transient voltage as measured by VL is a rise above the no-load
midpoint voltage.
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Figure 2.2: A tap-up operation under the classic OLTC. Bold lines indicate a current path.
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Figure 2.3: The mid-tap position with an inter-tap circulating current IIT .
2.2.1.1 Diverter contact wear
The tap change process involves the transfer of the load current between electrical contacts and
the momentary creation of an inter-tap circulating current, limited in magnitude by the diverter
resistors, at the midpoint of the diverter movement. The actual leg-to-leg commutation process is
performed by the extinction at current zero-crossing of the electrical arc that is formed between
contact surfaces at contact separation. The unavoidable arcing at the diverter contacts inherently
limits the life of the diverter subsystem as contact material is lost at every operation, eventually ne-
cessitating the replacement of these parts (a discussion of the aging mechanisms of OLTC contacts
may be found in [28] and an experimental model for the diagnosis of OLTC contact aging is given
in [29]). The OLTC selector and diverter are most often situated such that they are immersed in
an oil bath shared with the tapped transformer. The diverter dielectric medium (the transformer
oil) becomes contaminated by arcing byproducts and must be filtered or replaced periodically as
contaminated oil can adversely affect the lifetime of both the transformer and the OLTC system
itself [30,31], for example, carbon particles and volatile arc byproducts can cause increased contact
surface wear and embrittlement of flexible braided copper leads used within the OLTC as well as
reducing the effective dielectric strength of the oil. The arc at contact break (Fig. 2.2(e)) dissipates
considerable energy due to the large inter-tap current and is therefore the most significant cause
of contact wear. However, an additional arc may also be created at an earlier stage in the tap
change operation when the diverter arm initially makes contact with the opposing leg (Fig. 2.2(c)).
The inter-tap voltage is present between the meeting contacts at this moment and a current will
rapidly be established which may be subsequently broken by the phenomenon of contact ‘bounce’,
resulting in some degree of arc formation which will contribute to contact wear.
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2.2.2 Tap selector
The tap selector is a set of mechanical switches which connect the many transformer taps to the
two legs of the diverter. The selector switches are alternatingly connected to the diverter legs;
every odd selector switch is connected to the left diverter leg and every even switch to the right
leg (see Fig. 2.1), thus, no two consecutive taps are connected to the same diverter leg. Selector
operation during a tap change is relatively simple. If the OLTC is initially operating on tap n
(i.e tap selector switch n is closed and conducting the load current) and a tap-up operation is
required, selector switch n+1 is closed. The diverter is then operated such that the load current is
transferred out of the leg to which selector switch n is connected and into the other leg, whereupon
the load current begins flowing in selector switch n+1 (if a tap-down operation is required, selector
switch n − 1 is closed instead). A variety of more complex tap interconnection schemes are also
possible, including the use of a combination of coarse and fine taps and the use of ‘reverser switches’
used to reverse the connection of a winding such that it subtracts from (rather than adds to) the
output voltage. These schemes typically seek to provide a greater number of voltage steps using
a smaller number of tap connections, which may result in a transformer cost saving [27, 32]. The
main disadvantages of such schemes is that they tend to require more transformer windings in the
load current path for a particular output resulting in increased conduction losses. These schemes
are not investigated in detail as the fundamental operating principles are much the same: Separate
selector and diverter sections are almost universally used to separate the tasks of tap connection
and tap-to-tap current commutation.
It is important to reinforce that the tap selector is never required to make or break the load
current and that this operation is handled by the diverter alone, therefore the tap selector contacts
are never exposed to contact arcing and so do not need to be designed to sustain a large degree of
contact material loss over a lifetime of operation. This allows the selector contacts to be made far
more compact than the diverter contacts in the classic OLTC. However, as the selector must be
rated to conduct the inter-tap circulating current momentarily at the diverter mid-tap position, the
selector contacts must be somewhat more robustly constructed than might initially be expected
on consideration of the load current alone.
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2.3 The classic OLTC today
The diverter of Figs. 2.1 and 2.2 is conceptual and intended to show the fundamental operat-
ing principles of the classic OLTC diverter system. Indeed, a mechanical design that depends
on a sliding electrical contact (such as the depicted in Figs. 2.1 and 2.2) is unsuited to practical
implementation for a number of reasons related to the mechanical and arc-induced wear of the
contact surfaces. Practical designs must accommodate the inevitable wear of the contacts and
thus a sliding-surface design is generally not favoured because the contact surfaces are vulnera-
ble to uneven wear and, as a result, the uniform sliding friction and contact pressure required
for reliable electrical contact would be difficult to maintain. Most OLTC diverters employ four
individual spring-loaded ‘linear’ switches using contacts where the driving force is perpendicular
to the contact surface and no sliding action takes place. Contact operation is synchronised such
that the same contact combinations and ordering occurs as depicted in Fig. 2.2. The advantage
of spring-loaded linear-type operation is that contact wear is automatically compensated for by
the gradual extension of the driving mechanism over time. As long as contact wear remains under
a prescribed limit and a working contact force is maintained, the system will continue to oper-
ate successfully. The diverter contacts are typically checked for wear depth and replaced if out
of a specified tolerance at maintenance intervals mandated by the manufacturer. An example
maintenance schedule is a full inspection and the replacement of worn parts every 50,000–100,000
operations or every 7 years, whichever comes first [32]. Fig. 2.4(a) shows a close up of the moving
side of the four diverter contacts in a commercially available classic OLTC when removed from the
diverter assembly and drained of oil. The contact material is a tungsten-copper alloy that has a
wear rate approximately one-fifth that of unalloyed copper.
The driving force for operating the individual diverter switches is typically directly generated
mechanically via a series of shaped cams and driving surfaces as opposed to by electromechanical,
pneumatic or hydraulic means. A simple motor drive unit (such as the one shown in Fig. 2.4(d))
applies rotary power to the input shaft of the diverter subsystem. The system stores energy
mechanically for certain number of input shaft revolutions by extending or compressing one or
more springs. After a prescribed number of revolutions the stored energy is released to rapidly
drive the diverter contacts in the correct sequence to produce the tap change operation. Fig. 2.4(e)
shows a set of three springs used to drive the diverter contacts in a commercially available classic
OLTC.
The selector unit typically occupies a substantial volume when compared to the diverter, in
part because a large number of electrical connections must be made between it and the tapped
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Figure 2.4: Photographs of internal components of several example classic OLTCs rated at
72−245 kV phase to phase voltage and approximately 300 A phase current, similar to type in [25].
Photographs taken at the Regensburg training centre of Maschinenfabrik Reinhausen GmbH, Ger-
many.
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transformer, Fig. 2.4(b) shows a partially disassembled selector unit. The selector contacts must
be sized to carry the inter-tap current momentarily during a tap change and therefore are larger
than might be expected given the rated load current, Fig. 2.4(c) shows a close up of a single selector
contact.
In most classic OLTC systems, both diverter and selector operation is ensured simply by the
mechanical design of the system with minimal use of sensing or control electronics. Indeed, for
many commercial units, the only feedback that a tap change has been completed is the fact that
the input shaft has performed a certain number of revolutions — the selector and diverter take
their motive power from the shaft and are mechanically ‘programmed’ to perform one tap selector
increment or decrement and associated diverter triggering based on the absolute angular position
of the shaft. Tap-up operations are performed by driving the input shaft in one direction, tap-
down operations are performed by driving the shaft in the reverse direction. Fig. 2.4(d) shows the
inside of a typical classic OLTC drive unit, including a low power (≈ 700 W) induction motor that
supplies the motive power to the system.
An OLTC incorporating a purely mechanical drive and sequencing system provides a number
of advantages over a conceptual system which might employ a variety of electrical and electronic
sensing, control and actuation systems:
• Electrical simplicity — Minimum use of electrical or electronics parts reduces concerns re-
garding aging of electronic components. In oil-insulated designs, oil temperatures may be
very high, requiring careful selection and design of any immersed electrical sensors or actu-
ators. In general, mechanical interlocking can ensure that undesirable system operation is
highly unlikely without severe mechanical failure. In contrast, purely electronically managed
systems may require multiple redundant sensing and control systems to provide the same
level of fault tolerance.
• Interconnection simplicity — Without electrical connections for actuator power or electronic
connections for sensor signals into or out of areas at high electrical potential internal to the
OLTC system, electrical isolation requirements may be significantly eased. For oil-immersed
systems, the number of oil seals required for connections entering and leaving the transformer
tank may also be reduced.
• Maintenance simplicity — A large mechanical system is relatively easy to dissemble and
test (e.g. in order to check for wear on the moving parts and contact points) even for
relatively unskilled workers. Operation and diagnosis of complex electrical systems may
require additional skill sets and training for maintenance crews. Notably, some regulations
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require that an OLTC installed in some parts of the network must be capable of being ‘hand-
cranked’, i.e. on-load tap change operations may be made by hand without external power
available, albeit at a reduced speed, which may be impossible to satisfy with a non-mechanical
system.
However, the exclusive use of mechanical systems over their electrical alternatives incurs several
disadvantages:
• Mechanical complexity — The mechanical system required to sequence the tap change steps
is complex. Complex drive mechanisms require a large number of speciality parts that
accurately machined, leading to high costs. In oil-immersed designs, an oil seal for the
rotating drive shaft must be provided.
• Physical size — The system must be designed around the mechanical layout necessary for
synchronised operation of the selector and diverter but must also incorporate the standoff
distances required between the tap connections and the separate phases which may result
in conflicting design goals. Thus the design is liable to be sub-optimal when compared to
a system that has less stringent demands on the mechanical layout (a system employing
individual electromechanical actuators, for example).
• Speed limitation — Mechanical systems are typically limited by the maximum speed they
can achieve before parts become over-stressed or fail to operate correctly due to component
distortion or flexing, resulting in a relatively low maximum tap change speed. A more
‘distributed’ electrical and electronic system may be capable of operating much more rapidly.
The upper bound on tap change frequency may be due either to the limited speed of the
mechanical drive system or due to the maximum average power dissipation capability of the diverter
inter-tap resistors. The minimum time between tap changes is typically 2–8 seconds for distribution
level OLTCs [3, p. 682].
The classic OLTC as described here is employed all over the world and is successfully operated
in a wide range of conditions. It is well suited to performing relatively infrequent adjustment of line
voltage (for example, twice a day corresponding to day- and night-time load variation). However,
the relatively low number of lifetime operations and the low operating speed of the classic OLTC
means that it is limited to applications where the total number and maximum frequency of tap
change operations remains low. The electrical arcing inherent to the diverter plays a key role
in limiting the lifetime of the classic OLTC. Coupled with further consideration of the complex
mechanical system employed to drive the tap selector and diverter, this leads to the conclusion
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that dramatic enhancements in lifetime or speed may be hard to achieve without a departure from
the design of the classic OLTC.
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2.4 Future demands on OLTC systems
As electrical networks continue to evolve, so the requirement and specifications of the plant that
make up the network will also change. The concept of ‘smart’ energy networks designed to deal
effectively with growing energy challenges will drive the development and uptake of new technolo-
gies. Perhaps the dominant phenomenon will be the steep rise in the penetration of both small and
large scale renewable and intermittent generation and the retirement of large, centralised thermal
generation. This process will result in significant changes to the traditional flow of power within
the electrical network [33, Ch. 1]. ‘Intermittent’ generation particularly may cause complex and
time-varying power flows as output from renewable sources (such as wind or solar) fluctuate on a
seasonal, daily, hourly and perhaps even a minute-by-minute basis. The overall utilisation of the
electrical network is set to increase with the introduction of significant numbers of electric vehicles
which must be charged regularly [34]. Overall, the expectation is that the electrical network must
be become more flexible and adaptable: In effect, more controllable than the relatively passive
system that exists at present. The OLTC will remain an important piece of equipment in the
future electrical network, indeed, it seems inevitable that its use will increase due to the demand
for additional network control.
2.4.1 Transmission network
Large scale renewable generation such as offshore windfarms, solar farms, tidal barrages etc. will be
connected into the transmission network due to their high output power. For AC connected systems
it is probable that connection points will incorporate an OLTC system much like for traditional
thermal generation at present. For installations connected by an HVDC link (which is often the
technology of choice for over-the-horizon offshore windfarms, for example) and DC transmission
links in general, the practice is generally to include an OLTC at the feeding transformers to allow
coarse control of the DC-link voltage [35, pp. 248-249]. This allows the phase angle of current
source converters and the modulation depth of voltage source converters to be kept near their
nominal values. By their nature, many renewable generation technologies are intermittent and
so it must be expected that geographical and time variation of transmission network power flows
will increase over that seen today. It is probable that in order to maximise transmission capacity
for renewable energy, especially where renewable-rich areas are geographically distant from load
centres (e.g. wind energy production in Scotland versus consumption in the south east of England)
phase shifting transformers will see increased uptake [36]. Therefore, it may be expected that not
only will the total number of OLTCs installed as part of phase shifting transformers increase but
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their average frequency of operation will increase also.
2.4.2 Distribution network
A high penetration of wind, solar and other small scale energy generation as well as the integration
of electric vehicles on the distribution network is expected to lead to increased requirements for
active voltage control on distribution feeders, both in terms of the number of plant installations
and their frequency of operation. The addition of substantial new loads that may act as either
sources or sinks of electrical energy poses a potential problem for Distribution Network Operators
(DNOs) [37].
The power carrying capacity of low-voltage distribution feeders is generally voltage-drop or -rise
limited as opposed to being thermally limited, i.e. as load current increases, voltage tolerances or
voltage stability limits are violated due to additional IR voltage before thermal limits due to I2R
heating become important [38]. This is a characteristic of low voltage distribution feeders which are
often composed mostly of underground cables. Thus, by applying voltage control along a feeder,
the power carrying capacity of the line may be enhanced. This property of the distribution network
may be exploited by the DNO to avoid large scale feeder cable upgrades (network reinforcement)
which would be prohibitively expensive: Instead of upgrading to higher capacity cables that have a
lower resistance per unit length and therefore smaller IR voltage drop at a particular load current,
voltage control plant such as the OLTC may be installed at points along the feeder to correct the
line voltage dynamically. DNOs are actively working in this area, see for example [39, p. 58].
Fig. 2.5 illustrates the concept of using OLTCs to manage voltage sag and rise along a loaded
feeder, this is generally known as line drop compensation [23, p. 13] [40]. It shows the effect of power
generation and consumption causing feeder voltage excursions away from nominal with increasing
magnitude further from the substation. For a lightly loaded line where generation output balances
consumption and fairly small net flows result, no voltage correction is necessary. However, if either
consumption or generation dominates, the feeder will become heavily loaded and voltage control
will be necessary to ensure all customers experience a voltage that is within statutory limits. There
are a maximum of three OLTCs installed in Fig. 2.5: One at the distribution substation, one at
roughly one third of the feeder length and one at roughly two thirds of the length. The substation
OLTC is often already installed but adjusted infrequently, for example for a winter-summer load
cycle. For feeders with a high penetration of intermittent generation and/or heavy load cycles (e.g.
due to evening electric vehicle charging) it may be necessary to operate the substation OLTC far
more frequently. Mid-feeder OLTCs may be installed in stages to accommodate new customers
who would adversely affect feeder voltage, and would also be operated frequently to compensate
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for variations in feeder loading throughout the day. It should be noted that more complex sensing
and coordinated control schemes over those normally installed on distribution networks are likely
to be required when performing line drop compensation with bidirectional power flows, such as
the heavily loaded generation dominated case of Fig. 2.5 [41, pp. 55-56].
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Figure 2.5: Effect of load and generation on distribution feeder voltage illustrated for lightly
loaded and heavily loaded (both for load and generation dominated) scenarios. Numbers and
arrows indicate relative power flow magnitude and direction respectively.
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2.5 Power electronic alternatives to the OLTC
Given the inherent limitations of the classic OLTC and in light of future network requirements
there is a need to consider alternatives for voltage control on both the transmission and distribution
networks. The availability of high-power semiconductor devices has sparked interest in their use
for network voltage control, particularly at the distribution level.
2.5.1 The solid state network transformer
The Solid-State Transformer (SST) has been suggested as a replacement for traditional distribu-
tion transformers. The core of an SST is usually a small, power-dense, high-frequency transformer
operated at many times the line frequency, although some SST designs use a simple line frequency
transformer and back-to-back inverter design [42]. The primary and secondary voltage waveforms
required to drive the transformer are constructed by high power semiconductor devices, normally
Si IGBTs or SiC MOSFETs or JFETs in a multi-level configuration, at modulation frequencies of
up to 20 kHz [43, 44]. The SST promises two main advantages: A much reduced size and weight
when compared to that of an equivalently rated Line Frequency Transformer (LFT), and inherent
‘controllability’. The control possibilities afforded by the inclusion of fully-rated semiconductor
devices allows the function of an OLTC to be emulated readily by minor adjustment of the mod-
ulation function, obviating the need for any mechanical OLTC system. However, it is unlikely
that the SST will see widespread adoption in the near future. Three major issues preventing SST
uptake are explored in the following sections.
2.5.1.1 Capital cost
When comparing only the magnetic component of an SST to an LFT, a cost saving is made
by the use of a small, high frequency transformer in place of a line frequency equivalent simply
because the volume of magnetic material required will be much lower, despite the requirement
for more costly high frequency magnetic material instead of standard laminated transformer steel.
However, the use of high power semiconductor devices make SST designs very expensive: At the
time or writing a ready-to-install three-phase 2 MVA distribution transformer may be purchased
for about £ 14,900 [45] and the additional cost of incorporating an OLTC may be in the region of
25 % of transformer cost. A silicon power semiconductor half-bridge module with a VA rating of
1.7 MVA costs approximately £ 1,100 [46]2. Twelve half-bridge modules are required for a three-
2this device rating is appropriate for a 2 MVA three-phase system. Each half bridge must sustain the line current
and the line-to-line voltage and so the theoretical maximum power capability of a three-phase system using the
quoted devices (VCES = 1.2 kV and IC = 1.4 kA [46]) is P = 3ICVCES/
√
2 = 3.6MVA.
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phase design such as a single cell version of the DC-DC type of [47, pp. 16-23] (one H-bridge on
the primary and one on the secondary for each phase), bringing the total SST semiconductor cost
to around £ 13,200. The cost of the semiconductor devices alone required for an SST is about the
same as that of a complete LFT solution3. Coupled with the additional cost of the high frequency
transformer and other passive components, as well as the control electronics, power supplies and
system enclosure it does not seem unreasonable to expect that the capital cost of an installed SST
may be in the region of two to three times that of a standard LFT.
2.5.1.2 Efficiency
Recent legislation in the US requires newly installed distribution transformers to achieve efficiency
figures of 98.4 % at 50 % load for a 15 kVA unit [48]. Units operating at high power levels are ex-
pected to achieve even higher efficiency figures (e.g. 99.5 % for a 2 MVA distribution transformer).
SST design studies suggest best-case efficiency figures varying between 84.8 % and 94.9 % at 33 %
and 100 % load respectively for a 20 kVA unit [42] [43, pp. 32-33]. An SST may therefore be
expected to dissipate between three and nine times more energy as heat than an equivalent LFT
(depending on load). It is almost certainly fair to assume that no power electronics based SST
using current or near-future technologies can match the efficiencies routinely achieved by LFTs.
Thus the long term operating costs resulting from energy losses in an SST will always be greater
than those incurred by specifying the use of a standard LFT. Assuming a fixed energy cost of
c£/MWy and an interest rate r over an N year lifetime, with a difference in efficiency ∆η between
a constantly loaded SST and LFT operating at a continuous power of P MW the SST has a Net
Present Cost (NPC) over a LFT given by
NPC = ∆ηPc
N∑
n=1
1
(1 + r)n
. (2.5)
For r = 6 %, c = £ 25 /MWh, P = 1 MW (2 MVA rated, 50 % loading), ∆η = 2.5 % (an optimistic
SST efficiency of 97 % versus LFT efficiency of 99.5 %) and N = 35 years, the NPC of the SST
over the LFT is approximately £ 79,700, i.e., the use of an SST in place of an LFT and OLTC
combination incurs a very substantial net present cost4. The lower efficiency of an SST will also
3the example IGBT devices [46] represent a near optimum ‘voltage-current product to price ratio’ for silicon
devices. Operating away from this optimum will tend to increase price. Typical distribution SST applications would
require high-voltage, low-current (primary) and low-voltage, high-current (secondary) devices. Advanced SiC devices
or more complex multi-level designs may be required, increasing overall semiconductor cost. Alternative multiple-
winding or multiple-core topologies could be used in order to optimise voltage levels for a given semiconductor device,
but this would increase the magnetic component cost and possibly reduce efficiency.
4interestingly, the NPC of energy lost in an LFT (≈£ 16,000) calculated using (2.5) is comparable to a represen-
tative capital cost [45], suggesting that the efficiency of the LFT has been brought near to an optimum such that
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incur additional capital costs through a requirement for an uprated thermal management system.
2.5.1.3 Reliability
Distribution transformers are expected to remain relatively maintenance free over a nominal 25–40
year life span. They are installed in a variety of environments, may be subject to extremes of
temperature and they must withstand electrical stresses such as switching transients and lightning
impulses. An SST must offer similar lifetime and robustness characteristics as the LFT if it is to
see widespread adoption on the distribution network. One area that is traditionally seen as a cause
of failure in power electronics systems is the electrolytic capacitor, however, most SST designs do
not incorporate significant energy storage (for example, in the form of a DC bus) and therefore it
may be assumed that the capacitors employed are of small value such that non-electrolytic types
may be used. It is instead the semiconductor devices themselves that are likely to determine the
lifetime of an SST: In a naive implementation, a closed-circuit failure of any single semiconductor
die in a multi-chip module is likely to result in the failure of the entire SST circuit and therefore
the reliability of power semiconductor devices and the circuit topology chosen are critical factors
determining the predicted lifespan of the system as a whole. To the author’s knowledge there
are presently no reliability or lifetime studies with SSTs as their focus. However, railway traction
systems share similar specifications in terms of line voltage and power handling as that expected
for medium to large size (2–6 MVA) distribution transformers. Railway applications also require
operation across similar temperature ranges and tolerance of electrical transients although they
must contend with additional stresses in the form of acceleration and deceleration forces and
vibration that would not be present in an SST application. Therefore, it is suggested that studies
conducted in the area of power electronic drives for railway traction, of which there are several,
may provide some insights into SST reliability.
One source [49] suggests that mature traction systems based on GTO devices have a MTBF
of between 150,0000 and 250,000 hours per device, and states an ‘operational life’ estimate of
1.8 to 2.4 years between power electronic ‘incidents’5 per train set. This suggests that power
electronic systems used in a distribution network setting would require a significant improvement
in reliability over their traction counterparts in order to meet the operating figures routinely
achieved by standard LFTs6. This improvement in reliability may be ‘bought’ by introducing
cost reductions that may be achieved through improvements in efficiency can not be justified due to increased capital
costs, or vice-versa.
5i.e. a failure necessitating a repair or replacement of a power electronics part. Due to the redundant nature of
traction systems this does not necessarily imply a failure of the train set as a whole.
6one major difference between distribution SST and traction applications is the frequency and range of load
variation. Traction systems may be expected to regularly exercise a large part of the power control range (e.g.
47
redundancy in the power electronic systems, but a corresponding increase in capital cost should
be expected. Modular designs (e.g. [47]) employing a set of N identical cells may withstand the
failure of n cells at a cost increase proportional to (N + n)/N .
A comparison between distribution-level SSTs and HVDC installations is considered to offer less
insight due to the widely differing voltage and power levels between these systems. Additionally,
HVDC systems are typically monitored continuously by highly trained personnel and operated in
a humidity and temperature controlled environment, conditions which are unlikely to be feasible
for typical distribution-level applications.
The question of power electronics reliability in distribution network applications is of criti-
cal importance. It is currently not proven that relatively large-scale power electronics is suitable
for deployment in situations requiring long, mostly maintenance free service. Even if total cost of
ownership can be made attractive, either by use of part-rated power electronics systems or by addi-
tional value created by enhanced controllability, it is still reliability and maintenance requirements
that will determine final acceptance of distribution-level power electronics.
SST uptake will be impeded by the high operating costs incurred by low overall system ef-
ficiency, even without considering the likelihood of lower system reliability and correspondingly
higher maintenance costs associated with high-power semiconductor devices. The SST will not find
use as a simple reduced size-and-weight replacement for general purpose distribution LFTs, uptake
can only be expected where the value of the control capabilities provided by the SST outweigh the
5–6 times total lifetime cost penalty. Note that, to the authors knowledge, no general analysis of
the cost-flexibility tradeoff of the SST-type systems is publicly available.
2.5.2 Part rated inverter and full rated line frequency transformer
In most cases it is likely to be impossible to justify the use of an SST in place of an LFT and
OLTC combination on the distribution network. This is primarily because the great flexibility and
controllability of the SST is ‘wasted’, i.e. it is difficult to imagine scenarios in which the full-range
voltage control potentially offered by the SST would be of practical importance. Therefore it is
suggested that an alternative power electronics system capable of processing only a fraction of the
total power flowing through a transformer may be of some interest. Such a system may be exposed
to the full line current but only a fraction of the line voltage, or vice-versa, or some fraction of
each. One possible implementation is given in Fig. 2.6. A back-to-back inverter is connected
deceleration and acceleration at every station stop) whereas distribution systems are typically exposed to much
lower variations much less frequently (e.g. a small day/night variation). Thus the thermal stresses resulting from
repeated heating and cooling of power electronic devices may be much lower in SST applications and a corresponding
increase in system reliability may be expected.
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in series with the primary winding (high-voltage side) of a standard LFT and feeds a tertiary
winding such that it may inject a flux that adds to or subtracts from that induced by the primary
winding. In this way the voltage appearing across the secondary winding (low-voltage side) may
be adjusted. A DC-link energy storage capacitor is included and therefore the design is capable of
producing a controllable phase shift as well as magnitude change on the secondary winding. An
alternative design that does not incorporate a DC-link capacitor is given in [50]. The inverter (or
‘chopper’) used in this type of design is described as ‘part-rated’ because, while it conducts the full
line current, it is exposed to only a fraction of the line voltage approximately equal to the turns
ratio of tertiary to secondary windings. Thus, by suitable design of the tertiary winding such that
the voltage across it is equivalent to half7 the standard OLTC range (e.g. 10 % [3, p. 682]), it is
possible to fully emulate the function of a classic OLTC. Indeed, the part-rated inverter solution
offers several advantages over the classic OLTC:
• Smooth control — An inverter allows the construction of any voltage waveform magnitude
between zero and that of the DC-link. Sudden step changes in output voltage (as generated
by the OLTC) may be avoided. Instead, the voltage magnitude applied by the inverter may
be controlled to change smoothly between start and end values over the course of several
line cycles. A smooth change is preferable due to a reduction in electrical stress caused to
connected equipment. For example, transformer magnetising and capacitor charging currents
will be reduced as the incremental change between consecutive voltage peaks will be smaller.
• Fast control — An inverter has no inherent limitations on the speed at which it may adjust
the magnitude of the output voltage8 unlike the mechanical OLTC. Therefore voltage ad-
justments may be performed almost instantaneously should they be required, which may aid
in the management of fault conditions on the network, for example.
• Phase control — A back-to-back inverter with substantial DC-link capacitance is capable
of creating a phase shift as well as magnitude change in the synthesised output voltage.
Thus it may be possible to use the SST to influence power flow distributions in complex
interconnected networks.
• Reduction in LFT complexity — An OLTC requires multiple taps, perhaps as many as 21,
to be brought out from the primary winding. This represents a substantial cost for the
transformer manufacturer that is passed on to the customer. The design of Fig. 2.6 requires
7a full bridge inverter may apply the DC-link voltage in the positive or negative direction.
8the inverter switching frequency and output filter will limit the control bandwidth but this will be at least one
order of magnitude greater than the fundamental line frequency.
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only two additional connections for the tertiary winding, representing a significant reduction
in the total number of primary side connections.
However, similar caveats apply to the part-rated inverter as to the fully rated SST, i.e. concerns
regarding reliability of power electronics in this application and total cost of ownership consid-
erations. If it may be assumed that a fractional power rating also implies a similar reduction in
both capital costs and energy lost through converter inefficiency, a 10 % rated device designed for
the application considered in the previous section will present an additional cost in the region of
£ 8,000 over the lifetime of the system. In fact, power electronic converter efficiency tends to de-
crease at lower power levels and so the assumed efficiency and therefore operating costs will likely
be somewhat greater than given here. Note also that the part-rated inverter design still requires
a fully rated LFT (with an additional tertiary winding) and therefore there is no capital cost or
efficiency savings gained through elimination of the LFT.
LV2
LV1
HV2
HV1
Figure 2.6: Example ‘full’ power electronics OLTC replacement.
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2.6 Vacuum interruptor based OLTCs
The fact that the case is not clear for the application of ‘full’9 power electronic systems for voltage
control at the distribution transformer can probably be recognised by the existence of several
alternative voltage control methods, which are more-or-less based around the standard tapped
LFT and classic OLTC combination. These schemes all attempt to improve over the classic OLTC,
typically by increasing the number of operations that may be performed between maintenance
intervals or by increasing the speed of operation, and often a combination of both.
Recent developments by industry have seen the introduction of vacuum interrupter based OLTC
designs to the market. These systems promise a significantly greater number of tap change op-
erations (up to 300,000 [51]) before requiring maintenance when compared to the classic OLTC.
Improvements in the design and manufacturing of vacuum interruptors over the past 30 years have
led to reliable, relatively low-cost devices available from several suppliers [52] which has prompted
the development of the vacuum interruptor based OLTC.
Due to the relatively high cost of vacuum interruptors, the only OLTC designs in full scale
production that include vacuum interruptors utilise only one or two devices per phase, performing
functions equivalent to the diverter system of the classic OLTC [53,54]. The separation of selector
and diverter function remains, and the selector switches remain as a set of standard mechanical
contacts operating in oil or air. A diagram showing the important construction features of the
vacuum interruptor is given in Fig. 2.7.
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Figure 2.7: Cross sectional diagram through a modern vacuum interruptor, similar to photo-
graph [52, Fig. 12].
The vacuum interruptor offers several advantages over the classic OLTC diverter contacts such
as those depicted in Fig. 2.4(a):
• Large number of switching operations — The primary advantage of the vacuum interruptor is
9i.e systems employing IGBTs or equivalent devices switching at several kilohertz and providing fine control of
voltage and current.
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the long lifetime due to a greatly reduced contact erosion rate when compared to equivalent
oil or air insulated contacts. The properties of arc interruption in a vacuum are such that
only very small contact separations are required for reliable arc extinction with a given
source voltage (withstand voltages are typically 10 kV/mm [54]). The mechanical design of
the vacuum interruptor gives precise control of the contact separation process. The small,
well-defined contact movement allows the interruptor to be operated just before the current
zero-crossing with the assurance that sufficient contact distance has been achieved for current
interruption to occur reliably at the zero-crossing. This, coupled with the low arc voltage of
20–50 V [54], ensures that very little energy is dissipated at the interruptor contacts during
interruption, minimising material loss due to arcing. A further aspect of wear minimisation is
the incorporation of cutouts in the conductor leading to the contact surfaces (see Fig. 2.4(a)).
The design of these cutouts is such that the magnetic field generated from the load current
flow acts to drive the arc across the contact surface10, avoiding the formation of ‘hot spots’ due
to a stationary arc that would increase contact material loss and could lead to interruption
failure [52].
• Elimination of arc byproducts — Most classic OLTCs are designed for use whilst immersed in
transformer oil shared with the transformer itself (e.g. [25]). Arcing at classic OLTC diverter
contacts causes high temperature breakdown of the oil which can lead to the degradation of
the oil properties and chemical attack of some materials used in both the transformer and the
OLTC. Therefore, part of the maintenance regime of a classic OLTC equipped transformer
is to check and, if necessary, change the oil. Some improvement may be seen by the inclusion
of oil filtering systems but this adds to system complexity and cost and will not entirely
eliminate the need to check and change oil. The vacuum interruptor OLTC completely
encloses the arcing contacts and so does not create oil contamination problems, allowing oil
changing regimes similar to a standard transformer operating without an OLTC.
• Dry type OLTCs — The containment of all arcing contacts in the sealed environment of a
vacuum interruptor has allowed the development of dry-type OLTCs. Classic diverter designs
operating in air are unfeasible due to the very large contact separations required to reliably
extinguish the arc. Operation in other gaseous dielectric mediums such as nitrogen or SF6
may not be cost effective and so dry type OLTCs are typically of the vacuum interruptor
type. Dry type OLTCs are primarily designed for low power (< 2 MVA) distribution-level
applications where the transformer is also of the dry type and therefore there is no readily
10the arc is a current carrying conductor in a magnetic field and so experiences a force.
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available oil tank for OLTC placement [55]. See Fig. 2.8 for an example of a dry-type (not
oil-immersed) vacuum interruptor OLTC.
• High speed operation — Due to the short distances across which the vacuum interruptor con-
tacts move, the vacuum interruptor can offer the potential for very rapid diverter operation,
much faster than for the classic OLTC diverter. However, other constraints on speed exist,
primarily the speed of the selector and issues related to the dissipation capabilities of the
inter-tap resistors. The speed of all commercially available vacuum interruptors are similar
to that offered by the classic OLTC, although some prototype systems suggest rapid tap
changing capability (e.g. [54]).
diverter transfer 
switch
selector contacts
≈600mm
drive shaft
(behind) vacuum 
interrupters
Figure 2.8: A dry-type OLTC showing the selector switches and diverter transfer switches for three-
phases, similar to [55]. Photographs taken at the Regensburg training centre of Maschinenfabrik
Reinhausen GmbH, Germany.
It is likely that vacuum interruptor OLTCs will see further uptake in the future due to the
larger number of operations they may perform before requiring maintenance, especially in situa-
tions which are especially challenging for the classic OLTC such as high speed, high-frequency-of-
operation scenarios on the distribution network. It should be noted that the prototype five tap
vacuum interruptor OLTC of [54] has a projected total cost of less than £ 3500 for an 11 kV 1 MVA
system. Currently, commercial vacuum interruptor OLTCs are only offered in the low and medium
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power ranges and the classic OLTC appears to be the only commercial offering at very large power
levels greater than 500 MVA. The existence of patents [56,57] covering vacuum interruptor circuits
for use in OLTC systems suggests a degree of commercial interest in this technology.
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2.7 Semiconductor based OLTCs
The diverter components of both the classic and the vacuum interruptor OLTC suffer varying
degrees of unavoidable contact wear due to electrical arcing; the diverter contacts must break and
re-establish the entire load current (and break the inter-tap circulating current) as the diverter
system operates each time a tap change operation is performed. To address the issue of contact
wear, as well increase the speed of operation, several alternative methods of tap changing and a
variety of alternative OLTC designs have been proposed by researchers and industry over the past
two decades. Several incorporate one or more semiconductor devices (typically thyristors or Gate
Turn-Off (GTO) devices) in an attempt to reduce or eliminate arcing between a set of electrical
contacts by providing alternative current paths at the instant of switching [9, 26,31,58].
2.7.1 Contact wear mechanisms
The wear processes (or wear mechanisms) experienced by switch contacts may be roughly grouped
into three categories: Electrical, mechanical and environmental11. Electrical wear is almost entirely
a result of the external electrical load producing a spark or arc upon switch operation (opening or
closure) that melts or boils the contact material resulting in loss or transfer of contact material.
Mechanical wear encompasses many factors but is used here to refer to processes such as abrasion
occurring due to the impact of contact closure and fatigue or work-hardening processes occurring
in the support structures of the device (levers, springs etc.). Environmental wear is defined here
as chemical processes involving the contact material and the natural atmosphere or insulating
medium. Some phenomena span more than one category, for example, the high temperatures
generated by ohmic heating during closed circuit operation may increase the rate of chemical
reactions between contact material and atmosphere. Electrical and mechanical factors may also
combine to form a particular wear process. One such process is the formation of small welds
when two contacts are brought together and experience localised electrical heating at the contact
point (through arcing and/or ohmic heating) great enough to melt part of the contact surface. A
subsequent separation of the contacts will cause the weld to break, producing an uneven contact
surface. If the break is consistently biased towards one contact a net transfer of material over
time from one contact to the other may result, eventually preventing the switch from operating
effectively due to a reduced separation distance [59, p. 160-164].
The prevention of sparking or arcing between switch contacts can be expected to result in
dramatically reduced contact wear. The absence of hot arcs eliminates a number of possible wear
11two major works on electrical contact phenomena are [59] and [60]. Much of the discussion regarding contact
wear found in this thesis is derived from these books.
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mechanisms leaving only basic mechanical considerations and the possibility of environmental
attack which may be further controlled through suitable design of the switch. As has been suggested
previously, arcing at switch opening is a result of non-zero load current at the moment of contact
separation. Ensuring that the current flowing in the switch is zero before separation ensures that
there is no stored inductive energy in the circuit that would otherwise cause an arc to form.
Sparking or arcing at contact closure is a more complex phenomenon and may occur for a
number of reasons. If the voltage across the open switch is high enough, dielectric breakdown may
occur between the contacts as they close. Alternatively, contact ‘bounce’ or wiping action can
effectively cause multiple switching operations in a short period of time resulting in the formation
of repeated contact separation arcs (although these are typically smaller than the normal opening
arc as the switch current will be small). Ensuring that the voltage across the switch is zero before
closure ensures that dielectric breakdown cannot occur and also eliminates the build up of current
in external circuit inductance preventing contact-bounce arcing.
Semiconductor-based OLTC designs in the literature tend to concentrate on creating low-
current conditions at switch opening in an effort to limit switch wear mechanisms that depend upon
spark or arc formation at contact separation. To the authors knowledge, no explicit investigation
into low-voltage operation at contact closure, with OLTC applications as the focus, is reported in
the literature.
2.7.2 Semiconductors as direct replacements for mechanical switches
A first step in the design of a new semiconductor OLTC might be to consider directly replacing
the diverter mechanical switches with semiconductor devices. In this way, all arcing at electrical
contacts in the diverter would be eliminated and there would be a corresponding reduction in prob-
lems associated with contact wear and transformer oil contamination. Conceptually, the diverter
contacts could simply be replaced by a set of thyristors and leg-to-leg commutation achieved by
appropriate control of the gate currents. Fig. 2.9 shows a possible circuit arrangement. As well
as eliminating arcing at the diverter contacts, this scheme also eliminates the introduction of an
inter-tap circulating current and the requirement for inter-tap resistors. The thyristors would be
required carry the load current in the on-state and block the inter-tap voltage in the off state,
assuming single n + 1 or n − 1 tap changes were to be performed (i.e. no tap skipping). For
distribution level applications, single thyristor or GTO devices would be more than capable of
performing this role. At transmission level voltages it may be necessary to employ series strings
of devices to achieve the necessary voltage rating.
This conceptual scheme has two principle drawbacks both of which are connected with the fact
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that a semiconductor device must continually conduct the load current. Firstly, the semiconductor
devices will incur a penalty in terms of power loss when compared to the classic OLTC diverter as
the forward voltage drop of a semiconductor junction is high compared to the small resistive drop
of a mechanical contact, leading to greater operating costs and a need for thermal management
of the semiconductor devices. Secondly, the power semiconductor devices must be reliable enough
to offer lifetimes equivalent to the mechanical system they are replacing. Both these problems
are closely related to those encountered for the SST and part-rated inverter OLTC replacement
schemes discussed previously in Section 2.5. However, a reduction in operating losses may be
expected for simple thyristor or GTO based OLTC systems because these devices will not operate
at high switching frequencies and suffer corresponding switching losses or losses in additional
passive components (e.g. filter components). Also, the on-state voltage of thyristor and GTO
devices is typically lower than IGBTs of a similar voltage and current rating, thus conduction
losses should also be smaller.
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Figure 2.9: A conceptual OLTC design with a semiconductor diverter.
A rough indication of the cost of semiconductor losses for a thyristor diverter scheme is now
made for comparison with the SST and part-rated inverter solutions discussed previously. Fig. A.2
represents the forward voltage drop of a thyristor pair conducting a sinusoidal load current (a
more detailed examination of thyristor forward voltage is given in Chapter 3 and Appendix A).
The voltage drop may be approximated by a constant junction voltage VJ and a resistive component
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IRT such that
VT = VJ + IRT . (2.6)
Given a load current I = I0 sin(ω0t), the average power dissipation in one thyristor is
P =
ω0
2pi
∫ 2pi/ω0
0
VT I .dt =
I20I
2
+
2I0VJ
pi
. (2.7)
For a three-phase 11 kV 1 MVA load, the peak current flowing in each thyristor will be I0 =√
2/3P/V = 74.2 A. For a suitably rated thyristor (e.g. [61]) typical values are VJ = 1 V and
RT = 10 mΩ. For these values, P = 74.8 W and the total losses are 3P = 224 W assuming only
one thyristor is in the conduction path per phase. This represents a loss of 0.0224 % which has
an NPC of around £ 710 under the same conditions as for the SST analysis of Section 2.5.1.2. A
substantial reduction in lifetime costs is evident when compared to both the SST and part-rated
inverter OLTC replacements. Interestingly, [31] suggests an overall operational cost saving over a
classic OLTC equivalent through a reduction in maintenance requirements (the ‘arc-less’ design is
claimed to eliminate the need for periodic contact replacement and reconditioning of the dielectric
oil).
The selector switches may also be replaced by semiconductor devices allowing the diverter
system to be eliminated entirely; the load current could be commutated directly between selector
terminals. This may lead to an increase in capital cost due to the increased number of semicon-
ductor devices incorporated into the design, but not necessarily to an increase in losses if only
one device voltage drop is in the load current path in any particular tap configuration. In some
designs, tap spacing is no longer held constant and smaller voltage increments are achieved by
connection of taps in various series combinations. These designs require more than one thyristor
in the load current path and so would suffer correspondingly higher losses. Example of systems of
this type are given in [62] (which includes some analysis of additional costs due to losses) and [63].
Semiconductor devices used in an OLTC application would not necessarily need a predicted
lifetime of 25–40 years (i.e. the expected service life of the system) but could be treated much like
the diverter contacts in the classic OLTC: As wear items that must be replaced at every major
maintenance interval. However, large semiconductor devices will be significantly more expensive
than relatively simple electrical contacts. It should also be noted that the wear mechanism of semi-
conductor devices is not in general a simple process that may be easily gauged by visual inspection,
as is the case for electrical contact wear. Indeed, semiconductor degradation is often an externally
invisible process that culminates in unpredictable and complete device failure, in contrast to the
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gradual wear of a mechanical contact. Thus it is likely that maintenance personnel would not be
capable of determining the remaining lifetime of a given semiconductor device with any degree of
reliability, necessitating rigourous preventative replacement as the only way of ensuring reliable
system operation.
A further consideration is that of semiconductor device fault current tolerance. The small
thermal mass and limited maximum junction temperature of a semiconductor device results in
a relatively low I2t rating when compared to that of mechanical switching devices12. Thus the
devices must either be substantially ‘over-rated’ in order to cope with possible fault conditions or
further complex protection mechanisms must be considered, both of which are likely to increase
capital cost.
2.7.3 Semiconductor assisted OLTCs
The literature contains several OLTC diverter designs where the ‘steady-state’ load current is
carried by mechanical contacts but the commutation of load current between different paths is
performed by semiconductor devices [9, 26, 58]. This avoids continuous semiconductor conduction
losses and also minimises the time over which the semiconductors could be exposed to fault currents.
In these schemes, a semiconductor based sub-circuit is used only to enable rapid and arc-less
tap changing and is switched out of the circuit when a tap change has been completed. These
designs can thus be regarded as hybrid designs because they utilise both mechanical contacts and
semiconductor devices to achieve their function. This hybridisation allows the designer to exploit
the strengths and avoid the weakness of both technologies; a mechanical contact is robust to over-
currents and is typically low loss, but suffers contact wear if required to interrupt current. On the
other hand, a semiconductor device such as a thyristor is not appreciably degraded in the process
of interrupting current but suffers comparably high conduction losses and a sensitivity to overload
currents.
The hybrid OLTC designs presented in the literature may be divided into two categories, active
and passive, depending on the way in which they provide alternative paths for the load current
when a switch is opened. A passive system simply provides an alternate current path into which
the switch current may transfer after the switch begins to open. Critically, a passive system cannot
completely eliminate arcing between switch contacts because it is arc voltage that drives current
out of the switch path. An active system acts to remove current from a switch before the switch
12as power dissipation is the product of device voltage and current and device voltage at high currents may to a
first approximation be described as proportional to current, the I2t rating is a description of the total energy that
a given device may absorb. It generally assumes that the fault is of a short duration such that none of the fault
energy is removed from the device by the thermal management system (heatsink).
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is opened and therefore can ensure that no arcing occurs at the moment of contact separation.
2.7.3.1 Passive current diversion schemes and the three-state switch model
Fig. 2.10 shows a representation of two parasitic inductances present in the branches of a passive
diversion circuit. These inductances arise due simply to the physical layout of the diverter circuits
and therefore may be minimised but not entirely eliminated. In the steady-state, the load current
IAC flows entirely through the closed mechanical switch so that IS = IAC in order to minimise
conduction losses (i.e. the diverter sub-circuit is not in operation). When circuit operation com-
mences, the thyristors are supplied with gate current and the switch mechanism is triggered so
that the contacts begin to separate. In the ideal case with zero parasitic inductance, the transfer
of current between switch and diverter sub-circuit would occur instantaneously at this point and
the current path would be such that IT = IAC . However, in any practical implementation, the
parasitic inductances act to limit the rate of transfer of current from that of the ideal case. During
the time period whilst the current in the switch is decreasing and the current in the conducting
thyristor is increasing, the switch is in a state where it is supporting a non-zero current whilst its
contacts are separated. This observation leads to the introduction of the three-state model of a
switch:
• Open state — the switch contacts are fully separated and no current flows. The switch can
support a large voltage across the contacts. As there is no current flow, the switch dissipates
zero power.
• Closed state — the switch contacts are closed and there is negligible voltage drop across the
device. Hence, whatever the load current, near-zero power is dissipated by the switch.
• Arcing state — the switch contacts are separated whilst there is still current flowing through
the switch. An arc is formed between the contacts, allowing the load current to continue to
flow. The arc voltage (which, in this state, is the voltage across the switch terminals) is ap-
proximately constant13; its magnitude is dependent on the construction details of the switch
itself, including the nature of the insulating medium and the contact material. The device
is thus conducting current whilst also supporting a voltage and therefore it dissipates an
instantaneous power given by P (t) = I(t)V (t) and a total energy given by E =tote
∫
P (τ) .dτ
where to is the time at which the switch contacts start to separate and te is the time at
which the switch current has fallen to zero. The time te is the point at which the contact
arc self-extinguishes. At this point, the switch enters the open state.
13i.e. the arc voltage Va is only a weak function of the arc current Ia.
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Figure 2.10: Simplified representation of a passive diversion scheme.
The switch only dissipates a significant power in the arcing state. To a first approximation,
during the time in which the switch contacts are arcing, there is a constant voltage across the
switch. This arc voltage drives the transfer of current between the switch path and the alternative
path through the thyristors in Fig. 2.10. The rate of current transfer and hence the total energy
dissipated in the switch depends on the difference between the switch arc voltage VS = Va and the
thyristor forward voltage VT . If the transfer happens in a time much shorter than the period of the
line current the load current may be considered constant and the switch current will be governed
by
IS = IAC − Va − VT
LS + LT
(t− to) for t > to . (2.8)
The switch current falls to zero at time
te =
IAC(LS + LT )
Va − VT + to . (2.9)
The total energy dissipated by the switch in the arcing period will then be
E =
∫ te
to
VaIS .dτ =
VaI
2
AC(LS + LT )
2(Va − VT ) . (2.10)
Note that Va > VT > 0 for current transfer to take place. This energy is dissipated by the arc
formed between the switch contacts during the process of current transfer, causing gradual wear
of the switch contacts. Given an arc voltage much greater than the thyristor forward voltage such
that Va/(Va − VT ) ≈ 1 and with14 IAC = 150 A and LS = 10µH, E ≈ 0.11 J. The correlation
between contact wear and arc energy is investigated in Chapter 4.
A good example of passive diversion is presented in [58]. In this scheme, a simple passive circuit
exploits the increasing voltage drop across an opening contact to trigger a thyristor into conduction
via a pulse transformer, providing an alternate current path for the load current at some instant
14this is approximately equal to the peak phase current for a 2 MVA load at 11 kV.
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shortly after the moment of contact separation. The design is entirely mechanically driven; the
sequence of events leading to current diversion is initiated by opening a set of mechanical contacts
and does not require any complex electronic control mechanism. This is a valuable property for a
system that may be expected to operate reliably for long periods without intervention. However,
it is fundamentally limited in its ability to control arcing at the mechanical contacts. The passive
triggering method requires that a non-zero voltage must appear across the contacts in order for the
thyristor to be triggered into conduction and during this time arcing between the contacts must
be taking place. The time required for triggering the thyristors is in addition to that required for
the actual current transfer to occur by the process described above.
2.7.3.2 Active current diversion schemes
An active current diversion scheme is defined by the inclusion of some form of active control
of the internal semiconductor devices and current paths such that current is removed from the
conducting switch before it is opened. In an active design the triggering of the thyristors or GTOs
is no longer tied directly to the opening of a mechanical contact and instead takes place before
contact separation occurs. The load current is actively forced to transfer out of the switch path and
into a parallel semiconductor path, eliminating contact arcing upon subsequent switch opening.
An example of active current diversion is given in [9, 26]15. The key design feature of this
scheme is illustrated in Fig. 2.11. An extra device composed of a transformer, a non-linear element
and a ‘solid state switch’, termed the ‘auxiliary diverter’ is placed in series with the switch path.
During normal operation, the GTO device of solid state switch C is constantly conducting and the
voltage across secondary transformer winding (and hence VD) is low. When the GTO is switched
off, VD increases above the forward voltage of solid state switch A and the load current diverts out
of the closed switch and into solid state switch A.
A simplified, conceptual version of Fig. 2.11 is given in Fig. 2.12. Here, the auxiliary diverter
is represented by the voltage source VD in series with the switch path. By setting VD > VT , i.e.
setting the voltage source greater than the forward voltage of the forward biased thyristor, the
load current will begin to transfer into the alternate thyristor path. The time taken to complete
the current transfer will be
tt =
IAC(LS + LT )
VD − VT . (2.11)
Once IT = IAC and IS = 0 the switch may be opened under a condition of zero current. It should
be noted that the application of a constant voltage for VD would cause the current in the switch to
15the application of this scheme to transmission level phase shifting transformers is discussed in in [10].
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Figure 2.11: The auxiliary diverter of [26] (after Fig. 3b and Fig. 4 of [26]).
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Figure 2.12: Simplified representation of an active diversion scheme.
pass through zero and become negative. The voltage must be formed such that it always opposes
the buildup of current in the switch path (which is the case for the auxiliary diverter of Fig. 2.11).
It may also be assumed that a small residual current will remain flowing in the switch after the
auxiliary diverter of Fig. 2.11 is activated. Two contributors to the residual switch current are as
follows:
1. The wound device will have a leakage inductance and a current will always flow in this path.
The leakage inductance appears in series with the switch and therefore represents an unde-
sirable increase in LS of Fig. 2.12 which will act to slow the rate of current transfer. Indeed,
for any realistic wound device and circuit layout, it is likely that the leakage inductance will
dominate over all other parasitic inductances.
2. The non-linear element (a varistor) will pass some current even at a low applied terminal
voltage. Thus some current will continue to flow in the secondary winding of the wound
device (and therefore in the primary winding also) despite the off state of the ‘solid state AC
switch’. This current is increased by the turns ratio of the wound device.
Unfortunately neither [9] or [26] states the magnitude of the current remaining in the switch under
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the proposed scheme. Phrases such as “...when all the phase current has been transferred...”
suggest that a satisfactorily low level of residual switch current was achieved.
The principle drawback with the design presented in [9,26] is that the auxiliary current diverter
is always in the load current path so that the solid state AC switch C is required to conduct some
fraction of the load current at all times. A failure of one of the semiconductors that form this
device will mean that the system cannot operate and must be taken out of service for repair. The
auxiliary diverter also represents a continuous conduction loss, although it is claimed to be small
(the voltage drop across the primary winding of the auxiliary transformer is reported to be about
0.25 V for a 300 kVA prototype).
64
2.8 Summary
Active voltage control will become increasingly important as electrical networks develop. Especially
on the distribution network, it is probable that greater voltage control capability will be needed
as more intermittent generation is connected along already highly loaded feeders. Voltage control
functions have traditionally been fulfilled by the classic OLTC, which is a purely electromechanical
system employing no power electronics devices. The number of lifetime operations that the classic
OLTC may perform before requiring maintenance was identified as a barrier to its use for more
frequent or rapid voltage control and the SST was introduced as a ‘full’ power electronics device
providing this functionality. However, the relatively poor efficiency of the SST was shown to
greatly increase the lifetime operating costs over the OLTC and tapped LFT combination. The
vacuum interruptor OLTC and the hybrid OLTC were presented as an evolution of the classic
OLTC allowing a greater number of lifetime operations to be achieved through a reduction or
elimination of contact wear caused by electrical arcing. A distinction was made between hybrid
OLTC schemes employing passive current diversion and those employing active current diversion.
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Chapter 3
Development of a new hybrid OLTC
diverter
The literature contains several examples of OLTC designs that employ hybridisation techniques
(the use of both mechanical switches and modern semiconductor devices) to enhance the speed and
to increase the number of lifetime operations that the system may perform. All of these designs are
either passive (as defined in the Chapter 2) or active-series. In the active-series arrangement, the
active element is inserted in series with the main current path and current diversion is achieved
by introduction of a voltage opposing the switch current. This has the principle drawback that the
active element must continuously conduct the load current and is therefore a source of reliability
concerns and continuous power loss.
An active-shunt design is now considered. The term ‘active-shunt’ refers to the fact that the
active element is connected in parallel with the main current path and switch. This configuration
addresses the fundamental weakness of the active-series design: The active device is no longer
required to carry the load current continuously, instead, it only conducts current during a tap
change operation. The hypothesis is that the active-shunt topology will offer inherently lower op-
erating losses and greater reliability than the active-series design whilst still providing the increase
in switch contact lifetime expected under an active scheme.
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3.1 An active-shunt hybrid OLTC diverter
Fig. 3.1 shows the conceptual design of a single phase of the new OLTC scheme. Similar to most
OLTCs, the design can be separated into a selector section and a diverter section. The selector
section is capable of connecting any odd-numbered tap to the left leg, and any even-numbered
tap to the right leg. The system operates by transferring the load current between legs; each
transition allows a different tap to be selected, as long as the new tap is on the opposing leg.
The selector contacts are never required to break current; this function is handled by the diverter
section. The diverter section of the new OLTC design consists of two mechanical switches, two
sets of anti-parallel thyristors and a controlled source which may be operated such that it behaves
as either a current source or a voltage source as required (hence it is illustrated as both a voltage
and a current source in Fig. 3.1).
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Figure 3.1: Schematic representation of one phase of the classic OLTC.
The fundamental task of the diverter sub-circuit in the new design is identical to that of
the diverter in the classic, purely mechanical OLTC: To transfer the load current between the
mechanical switches SL and SR without interruption. However, an additional task of the diverter
in the new design is to ensure zero-current or zero-voltage conditions are maintained during switch
operation. Whilst either the left or the right switch is closed, a condition of zero current may be
created by triggering the corresponding thyristor pair into conduction and operating the controlled
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source in current mode such that it produces a current equal to the load current. In this case,
the load current flows centrally through the controlled source leaving zero residual current in the
switch. Similarly, during a period in which either switch is open, a condition of zero voltage may
be created by triggering the thyristor pair into conduction and operating the controlled source in
voltage mode such that it produces a voltage that exactly counterbalances that of the conducting
thyristor. In this case, the sum of voltages around the switch is zero and there is zero potential
across the switch contacts. Commutation between left and right legs of the diverter is performed
at the zero-crossing of the load current. The trigger signal for the outgoing thyristor is removed
so that it transitions to the blocking state at the zero-crossing, at which point the reverse-facing
thyristor on the opposing leg is triggered. The commutation process is described in more detail in
the following section. Figs. 3.2(a)–(f) show the sequence of steps by which a tap change operation
may be performed whilst a zero-current, zero-voltage condition in the appropriate diverter switch
is maintained throughout. Fig. 3.2(g) shows the timing of the transitions between steps.
3.1.1 Leg to leg commutation
Assuming that the load current is leaving the positive half-cycle and entering the negative half-
cycle, consider the inter-tap voltage VIT = VY − VX between the nodes X and Y as labelled in
Fig. 3.2 under the following conditions:
1. A tap up (SS1 to SS2) operation, lagging power factor: TL+ is leaving conduction and the
voltage VIT is positive at the instant of zero-crossing. Triggering TR− before TL+ has left
conduction would cause an inter-tap short circuit.
2. A tap up (SS1 to SS2) operation, leading power factor: TL+ is leaving conduction and the
voltage VIT is negative at the instant of zero-crossing. Triggering TR− before TL+ has left
conduction causes no ill effects.
3. A tap down (SS2 to SS1) operation, lagging power factor: TR+ is leaving conduction and the
voltage VIT is negative at the instant of zero-crossing. Triggering TL− before TR+ has left
conduction causes no ill effects.
4. A tap down (SS2 to SS1) operation, leading power factor: TR+ is leaving conduction and the
voltage VIT is positive at the instant of zero-crossing. Triggering TL− before TR+ has left
conduction would cause an inter-tap short circuit.
In cases 1 and 4 special care must be taken to ensure that the device leaving conduction (the
outgoing thyristor) has fully returned to the blocking state before triggering the next device (the
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(g) Idealised timing diagram for a tap change performed over one cycle of the load current. A high level
for SS1, SS2 ,SL, SR indicates the corresponding switch is closed and a low level that the switch is open,
intermediate values represent a switch that is changing state and cannot be considered either open or closed.
A high level for TL+, TL− indicates the corresponding thyristor has a gate trigger current applied. A high
level for ID/VD indicates that the controlled source is operating, the corresponding I or V entry denotes
whether the controlled source is operating in current source or voltage source mode respectively. Shaded
regions indicate that the corresponding device is conducting the load current.
Figure 3.2: High level operation of the new OLTC design when performing a single tap-up operation
from tap 1 to tap 2.
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incoming thyristor): It is crucially important to ensure that both thyristors will not conduct at
the same time otherwise an inter-tap short circuit will be created. The outgoing thyristor does
not instantly recover its ability to block reverse voltages when it leaves conduction at the zero-
crossing and so the triggering of the incoming thyristor must be delayed until it has fully recovered.
A practical method of achieving this involves the observation of the voltage across the outgoing
thyristor; the trigger pulse for the incoming thyristor is delayed until this voltage has reached a
certain threshold that indicates the outgoing thyristor has recovered properly. This is aided by
the use of series R–C snubbers connected in parallel with each thyristor pair (note that these
components are not shown in Fig. 3.2). The inclusion of snubber components ensures that the
thyristor voltages are well defined even when no thyristor is conducting. The selection of the
snubber components is discussed in detail in Appendix B.
The preceding cases represent only a limited subset of the possible commutation conditions
that affect the polarity of VIT at the load current zero-crossing and the two thyristors between
which commutation should take place. A tap change may be fully described by the following binary
variables:
1. The tap direction (up or down, labelled ‘tap dir.’ in Table 3.1)
2. The commutation direction (left-to-right or right-to-left, labelled ‘comm dir.’ in Table 3.1)
3. Zero-crossing direction (whether the commutation is performed at a positive-to-negative or
negative-to-positive zero-crossing of the load current, labelled ‘ZX dir.’ in Table 3.1)
4. Power factor (whether the load current leads or lags the inter-tap voltage, labelled ‘Power
fac.’ in Table 3.1)
An exhaustive list may be generated by considering all possible combinations of the above variables.
This list is given in Table 3.1. The final column relates whether there is a danger of an inter-tap
short circuit condition being generated should the incoming thyristor be triggered prematurely.
Two possible short circuit cases exist:
1. VIT is positive and TL− and TR+ are triggered simultaneously
2. VIT is negative and TL+ and TR− are triggered simultaneously
The other two possibilities will not result in a short circuit:
1. VIT is positive and TL+ and TR− are triggered simultaneously
2. VIT is negative and TL− and TR+ are triggered simultaneously
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Table 3.1: All possible commutation combinations.
Case Tap dir. Comm. dir. ZX dir. Power fac. VIT @ ZX Thyristors Danger?
1 up L→R +→ − lead + TL+ → TR− no
2 up L→R +→ − lag − TL+ → TR− yes
3 up L→R − → + lead − TL− → TR+ no
4 up L→R − → + lag + TL− → TR+ yes
5 up R→L +→ − lead − TR+ → TL− no
6 up R→L +→ − lag + TR+ → TL− yes
7 up R→L − → + lead + TR− → TL+ no
8 up R→L − → + lag − TR− → TL+ yes
9 down L→R +→ − lead − TL+ → TR− yes
10 down L→R +→ − lag + TL+ → TR− no
11 down L→R − → + lead + TL− → TR+ yes
12 down L→R − → + lag − TL− → TR+ no
13 down R→L +→ − lead + TR+ → TL− yes
14 down R→L +→ − lag − TR+ → TL− no
15 down R→L − → + lead − TR− → TL+ yes
16 down R→L − → + lag + TR− → TL+ no
Given that a typical load profile of a distribution network creates a lagging power factor, performing
a tap down operation will tend to be the most testing in terms of the commutation procedure.
It should be noted that poor power factors (i.e. greater lead or lag) will in general place greater
stress upon the thyristors and snubber components at the moment of commutation. Poorer power
factors imply that the inter-tap voltage will be greater at the current zero-crossing and therefore
that the rate of change of applied voltage to the outgoing thyristor will be greatest. Appendix B
describes the stresses on the snubbers under worst case conditions (power factor equal to zero).
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3.2 The controlled source
In Fig. 3.2 the controlled source is depicted as an ideal voltage or current source as required by
the particular state of the circuit. Fig. 3.3 shows the practical implementation of the diverter
sub-circuit including thyristor snubber components and the construction of the centrally placed
controlled source. The voltage source VA is bipolar and is placed in series with the inductor
LD, forming what may be regarded as a controllable current source given suitable measurement
and feedback of the inductor current. The series combination of CD and RD is present so that
the voltage VD is well defined, even when both switches (SL and SR) are open. Without these
components the voltage across the controlled source (VD) would be governed by the rate of change
of the current through LD and the state of VA which, especially for a switch-mode VA, would
not be well controlled. Operation of the controlled source to ensure zero-current or zero-voltage
conditions is now discussed, with reference to the circuit quantities labelled in Fig. 3.3.
SRSL
TL-
TL+
TR-
TR+
CDLD
RD
CNL              RNL RNR              CNR
ISL ISR
IL IR
IAC
ILD ICD
ITL ITR
VTL VTR
VD VSRVSL
VA
ID
controlled source
VIT
Figure 3.3: Detailed circuit diagram of the diverter section of the new OLTC design.
3.2.1 Zero current operation
Assuming that the system is operating on a left leg tap and that SL is closed, the forward biased
thyristor of the pair TL+,TL− may be triggered into conduction and VA may be operated to drive
a current ID equal to the load current, IAC . In this case, the switch current ISL will be zero
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as1 ISL = IAC − ID. Using the commutating procedure of the previous section the conduction
path may be maintained after the zero-crossing of the load current by suitable triggering of an
opposing-leg thyristor.
3.2.2 Zero voltage operation
Assuming that the system is operating on a left leg tap and that SL is open, the forward biased
thyristor of the pair TL+,TL− may be triggered into conduction. As SL is open, ISL is by definition
zero and therefore the load current must flow through the controlled source, i.e.2 ID = IAC . Any
mismatch between IAC and ILD results in a non-zero ICD flowing in the series combination of
CD and RD, causing VD to drift over time. The voltage across the open switch, VSL is defined
by the voltage around the loop formed by the thyristor voltage VTL and the diverter voltage VD.
Ideally, VD should exactly cancel VTL to ensure a zero-voltage condition is maintained across the
open switch (SL). Such conditions may be created by adjusting VA such that an additional current
flows in LD (and therefore in CD and RD); VTL is adjusted by managing the voltage drop across
RD and charging or discharging CD.
Note that zero-current or zero-voltage conditions may be achieved for the right leg switch SR
simply by triggering the appropriate thyristor in the pair TR+,TR− and considering the opposing
leg quantities instead.
3.2.3 MOSFETs as the controlled source active elements
The maximum voltage appearing across the controlled source is approximately equal to the forward
voltage of the thyristors, which will certainly be less than 50 V even for a series connection of
several thyristors (such as may be required to block the inter-tap voltage in transmission level
systems). However, the controlled source must conduct the full load current which may be in
the region of several hundred amperes for large systems. Therefore the active elements within
the controllable voltage source VA must be low-voltage high-current devices. MOSFET devices,
operated in either the switch-mode or the linear-mode, are good candidates for this role. The
choice between operating modes depends on the primary design objective: A switch-mode system
1note that ISL = IAC − ID is actually an approximation. Any leakage current flowing through the right-leg
snubber will cause non-zero ITR and this current might initially be expected to flow entirely in the switch, causing
non-zero ISL. However, the majority of the leakage current will actually flow in the loop formed by the left-leg
thyristors and the inter-tap voltage rather than via the load (and therefore through the switch) as the impedance of
inter-tap path is much lower than that of the load. The residual switch current resulting from the leakage current
may be considered negligible.
2the maximum voltage that the controlled source is capable of generating is much smaller than the line to line
voltage of the electrical network and therefore the controlled source cannot appreciably affect the current flowing in
the load, i.e. the load current appears driven by a near perfect current source.
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may be highly efficient but will inherently produce a degree of ripple in the output current. A
linear-mode system has limited efficiency but may supply an essentially smooth output current.
3.2.3.1 Linear-mode VA
Fig. 3.4 shows one possible implementation of VA using MOSFETs working in the linear-mode. A
high gain amplifier in a feedback configuration is used to linearise the gate voltage to drain current
transfer function of M1 and M2. The bias resistors R1−4 are matched to the particular MOSFET
devices chosen and will be tuned to ensure minimal leakage current during periods of zero output
whilst also minimising zero-crossing distortion. Practical implementations of this circuit would
likely require more than one amplification stage to provide the necessary voltage gain and may
therefore have a fairly complicated transfer function. However, by sacrificing some of the potential
bandwidth of the circuit by incorporating a suitably designed low pass filter in the forward path
it may be assumed that the circuit will have a single dominant pole. In this case, the circuit may
be modelled as a simple first order low pass transfer function with a cutoff frequency of ωa and a
DC gain of ga, i.e. as
M(s) =
Vout
Vin
=
ga
1 + s/ωa
. (3.1)
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VDC
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VDC
R2
R1
R3
R4
Vref
Figure 3.4: Linear-mode circuit design for VA (thicker lines denote a high current path).
3.2.3.2 Switch-mode VA
Fig. 3.5 shows one possible implementation of VA using MOSFETs working in the switched-mode.
In this case, four n-channel MOSFETs are arranged in an H-bridge configuration, allowing the use
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of a single DC supply voltage (in contrast to the linear-mode circuit of Fig. 3.4 which employs a
split supply). Inverting and non inverting gate drivers are used for each MOSFET, such that if
G = 1, VA = VDC and if G = 0, VA = −VDC . The individual gate supplies Vgd(1−4) are referenced
to the source voltages of the corresponding MOSFET. It may be assumed that for most practical
implementations the gate drive circuits will not introduce a significant delay into the forward
transfer function of VA.
ILD
VDC
M1
M2
M3
M4
Vgd3
Vgd4Vgd2
Vgd1
G
Figure 3.5: Switch-mode circuit design for VA (thicker lines denote a high current path).
3.2.3.3 Relationship between VA and LD
The voltage source VA must be capable of driving a sinusoidal current equal to the load current
through the inductor LD. The peak voltage available from VA is equal to the controlled source
supply voltage VDC (see Figs. 3.4 and 3.5). Given a worst case thyristor forward voltage drop of
VT (max) and assuming negligible parasitic series resistances the maximum allowable size of LD is
given by
LD(max) =
VDC − VT (max)
ω0I0
, (3.2)
where I0 is the peak load current and ω0 is the line angular frequency. For cost and size reasons
it is desirable to keep LD and VDC small. However, the design must be tolerant of variations in
the inductor value, as well as parasitic circuit resistances that will tend to reduce the achievable
rate of change of current through the inductor. Therefore reasonable choices are VDC = 3VT (max)
and LD = LD(max)/2. Example values for a 2 MVA 11 kV OLTC are I0 = 150 A, ω0 = 100pi rad/s
and VT (max) = 2.5 V, giving VDC = 7.5 V and LD ≈ 50µH.
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3.2.3.4 Selection of CD and RD
The series combination of CD and RD provides a well defined voltage across the controlled source
when the diverter circuit is operating with both diverter switches open. If RD is made too small, a
large current spike will be driven through the capacitor at the current zero-crossing by the rapidly
changing thyristor voltage. Appendix A discusses this process in more detail. The minimum value
of RD given a maximum allowed capacitor current ICD(max) is
RD(min) =
2VJ
ICD(max)
, (3.3)
where VJ is the thyristor junction voltage as defined in Appendix A. Example values for a 2 MVA
11 kV OLTC are VJ = 1 V and ICD(max) = 1 A, giving RD = 2 Ω. CD is chosen to provide an
integrator relationship between the current flowing in this path and the voltage, as well as to limit
low frequency currents flowing in this path. A suitable minimum value may be calculated using
CD(min) =
ICD(max)
VD(max)ωsys
. (3.4)
VD(max) is the maximum allowable voltage that may be developed across the controlled source
and ωsys is the bandwidth of the control system acting on VA (this is discussed in later sections).
Example values for the same 2 MVA 11 kV OLTC are VD(max) = 300 mV and ωsys = 10pi krad/s,
giving CD(min) ≈ 100µF.
3.2.3.5 A third level of hybridisation
The use of MOSFETs in an OLTC represents an interesting third level of hybridisation; mechanical
switches are exploited for their low conduction losses and high robustness, thyristors are used
for their high-voltage high-current wear-less commutation capabilities, and MOSFET devices are
included to provide a highly controllable, low-voltage high-current amplifier device in the form of
the controlled source.
3.2.4 Current and voltage measurements
For feedback control of VA, it is necessary to make measurements of both circuit currents and
voltages. All practical sensors depart from the ideal assumption of perfect linearity, zero offset and
infinite bandwidth. The particular sensor technologies employed will play a key role in determining
how closely it is possible to approach the ideal zero-current zero-voltage switch conditions outlined
above. For this reason a brief discussion regarding the choice of current and voltage sensors now
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follows.
3.2.4.1 Current sensors
The current levels expected in OLTC applications effectively rule out simple resistor based current
measurements, especially if a measurement is to be made of the steady-state load current as
this would incur a highly undesirable continuous operating loss. Most high current measurement
schemes achieve galvanic isolation via a magnetic (as opposed to direct electrical) coupling. Two
common examples are the current transformer and the hall effect sensor. The current transformer is
not sensitive to the DC component of the measured current and is typically a fairly low bandwidth
device, measuring up to ten or so times the line frequency. Relatively recent developments have
seen the availability of small, inexpensive, low power closed-loop hall effect current sensors with
bandwidths from DC to over one hundred kilohertz. A typical device capable of measuring up to
600 A may have a −1 dB bandwidth of 150 kHz, an overall accuracy better than 0.5 %, a linearity
error of less than 0.1 % and a maximum offset current of less than 0.3 % as a percentage of full
scale reading [64, 65]. It is therefore suggested that these devices are an ideal candidate for the
current measurements required in the proposed hybrid OLTC scheme.
A transfer function description for any particular hall-effect current sensor is typically not
provided by the manufacturer. However, the bandwidth of these devices is typically far higher than
required given the expected frequency content of the signals to be measured in this application.
Indeed, it is expected that the bandwidth of the sensor may be artificially limited by an additional
signal conditioning stage in order to provide a well defined transfer function with a single dominant
pole of angular frequency ωis.
3.2.4.2 Voltage sensors
Measurement of both the left leg and right leg diverter switch voltages are required. The voltage
across a diverter switch may take three distinct magnitudes depending on the state of the switch
and whether the load current is flowing in the same or the opposing leg:
1. VS ≈ 0 — When the switch is in the closed state
2. VS ≈ VDC — When the switch is in the open state and the load current is flowing in one of
the thyristors of the same leg (i.e. in TL+ or TL− when considering the voltage across SL)
3. VS ≈ VIT — When the switch is in the open state and the load current is flowing in opposing
leg (i.e. in TR+, TR− or SR when considering voltage across SL)
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It is only in state 2 that the voltage measurement is used as a feedback signal (i.e. when
attempting to make the switch voltage zero), thus the voltage sensor need only be capable of
accurately reporting a voltage in the range of ±VDC(max). The sensor must still be capable of
surviving state 3 (but a measurement is not required). Fig. 3.6 depicts a circuit that provides
this capability. The diodes D1−4 act to clamp the maximum voltage seen at the amplifier input
terminals to the supply rails (Vvs+ and Vvs−), thus the amplifier is protected from over-voltages at
its inputs. R1 and R2 are chosen to suitably limit the maximum current that may flow given the
difference between the supply rails and the largest expected input voltage. The circuit is configured
as a difference amplifier that rejects common mode voltages and produces an output referenced
to 0 V (R1 = R3 and R2 = R4). Assuming Vvs = Vvs+ = −Vvs− and suitable referencing of the
supply, the circuit will be capable of measuring any input where the voltage at the input terminals
falls within a range of approximately ±VvsR3/(R1 + R3). The dashed line of Fig. 3.6 shows a
connection between the voltage sensor 0 V rail and the switch, this should be included to ensure
that the amplifier circuit will always have a well defined reference to the switch voltage. Without
this connection the common mode input voltage of the amplifier is not be well determined (it
may ‘float’ relative to the rest of the system), potentially causing unpredictable results. At high
differential mode voltages, such as may be found when the system is operating in state 3, the
amplifier will saturate at the supply rails but will not suffer damage.
The circuit of Fig. 3.6 will have a transfer function determined by that of the internal amplifier.
The bandwidth of most operational-amplifier devices suitable for this application will be far higher
than required given the expected frequency content of the signals to be measured. In a similar
manner as discussed previously, it is expected that the bandwidth of the circuit may be artificially
limited in order to provide a well defined transfer function with a single dominant pole of angular
frequency ωvs. This may be achieved by placing capacitors in parallel with R3 and R4, for example.
It should be noted that for the following discussion regarding the choice of feedback laws, both
the current and voltage sensors are assumed to have a DC gain of unity.
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Figure 3.6: High level circuit design for a voltage sensor.
3.3 Diverter feedback laws
The diverter circuit exhibits different behaviours depending on whether the switch is closed or
open. This implies that two different plant models are required when designing a feedback law,
one that represents the circuit with the switch in the closed state and one that represents it with
the switch in the open state. It is important to note that the feedback laws considered here are
fixed for both circuit states: They are not designed as two separate feedback systems for use in
the two different circuit states (which would imply a supervisory system that must choose which
law to apply at any particular time).
The feedback laws examined below are designed such that they require no external signalling
to identify the state of the diverter switches. This is a very important aspect of the proposed
design. Methods that depend on a synchronised transfer between feedback laws at the moment a
switch transitions between the open and closed states (or vice versa) are deemed unworkable: Such
schemes would require precise measurement of the relative position of the switch contacts (perhaps
via a sensitive linear or rotary encoder). The measurement would need periodic calibration in order
to compensate for wear of the contact surfaces and aging effects within the mechanical system.
Apparatus for performing this measurement would represent a significant additional cost and
would be a reliability concern, especially given the environmental and lifetime requirements for
this application.
Two feedback laws capable of producing near-zero-current near-zero-voltage conditions at both
switches whilst producing a smooth transition between switch states are now discussed. The laws
are labelled A and B and differentiated by the placement of the current measurements used in
the feedback loop and the overall ‘architecture’ of the loops. Initially, a linear VA is assumed. A
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switch-mode VA and a feedback law employing a hysteresis controller is discussed in later sections.
For the discussion below the system is assumed to operating on the left leg but identical results
may be attained for the right leg by substituting opposite quantities (e.g. ITR for ITL, VSR for
VSL etc.).
The following analysis is focussed on calculating the expected residual switch current that is a
result of feedback law error as well as determining system stability properties, both as a function
of loop gain. The circuit values used for the numerical examples may be found in Table 3.2 and are
intended to provide a base case for further comparison and discussion. These values are appropriate
for an 11 kV 2 MVA distribution level OLTC and application to different voltage and power levels
would require an adjustment of some or all of these values. The exact circuit values and feedback
law constants used for a particular implementation will depend on the power and voltage rating of
the system as a whole and on the decisions and tradeoffs made during the design process3. Note
that the cutoff frequencies of the current sensors, voltage sensors and voltage amplifier are chosen
to be equal. This allows the transfer function expressions occurring later to be shortened without
affecting the accuracy of the results derived from them4. For the numerical examples, the cutoff
frequency is set at 50 kHz, i.e. ωis = ωvs = ωa = 100pi krad/s. This frequency is 10
3 times greater
than a line frequency of 50 Hz, therefore it may be expected that the feedback law will demonstrate
good tracking of line quantities up to harmonic numbers of fifty or more. The exact value is fairly
arbitrary but is chosen to represent sensor and amplifier bandwidths that are easily achievable
given commonly available low cost components.
3.3.1 Feedback law A
Feedback law A is designed with an inner current control loop that may be functionally separated
from an outer voltage control loop. The inner loop is active at all times and is designed to control
the inductor current ILD via action of VA. The outer loop is only active whilst the switch is open;
it is designed to provide an additional current demand on the inner loop in order to maintain
zero-voltage conditions across the switch contacts.
3for example, it may be desirable to use a smaller value for LD in order to reduce component cost, but this may
increase the sensor bandwidth required to meet a given minimum residual switch current.
4the feedback laws discussed below are designed primarily for robustness, therefore they do not contain resonant
modes that could be highly sensitive to the exact placement of closed loop poles. As all filter functions are of low
pass type there will be no hidden pole-zero cancellations.
81
Table 3.2: Example values for an 11 kV 2 MVA OLTC.
Quantity Value Unit
Line quantities
I0 150 A
V0 200 V
ω0 100pi rad/s
Source components
LD 50 µH
RLD 5 mΩ
CD 100 µF
RD 2 Ω
VDC 7.5 V
ωva 160pi krad/s
Thyristor model
VJ 1 V
RT 10 mΩ
Snubber components
RNL = RNR 13 Ω
CNL = CNR 10 µF
Sensors
ωis 100pi krad/s
ωvs 100pi krad/s
3.3.1.1 Switch closed
Fig. 3.7(a) represents the diverter circuit of Fig. 3.3 operating under feedback law A with the left
switch in the closed state.
The inner current control loop is designed to drive the difference between ILD and IAC towards
zero using VA. If it is assumed that ICD is small, the switch current ISL will be approximately zero.
ICD is the capacitive current driven by the rate of change of voltage around the loop formed by the
switch voltage VSL and the thyristor forward voltage VTL. As SL is closed, VSL will be zero and
will not contribute to capacitive current flow through CD. However, VTL is a non-linear function
of the thyristor forward current ITL and therefore will cause a current to flow in CD. Appendix A
contains a full discussion of the effect of thyristor forward voltage on the diverter circuit. The key
result may be summarised as follows: The thyristor forward voltage may be modelled as a constant
voltage opposing the direction of current flow plus a small resistive series element. Away from the
current zero-crossings it may be assumed that the rate of change of VTL is small and therefore that
ICD is also small. At the current zero-crossings there will be an abrupt reversal of VTL and thus it
may be expected that a significant capacitive current will flow through CD, causing non-zero ISL
at these points.
As the switch is closed, VSL is zero and so only the inner current control loop is active (the outer
82
loop has a zero input and therefore a zero output). An approximation to the system operating
in this state is given in Fig. 3.7(b). Here, the interdependency between VTL and ICD is ignored
because ICD is much smaller than IAC (Appendix A provides a justification for this step). The
thyristor voltage is instead modelled as an independent disturbance Vdis in the forward path of
the control loop. The transfer function from the input Iref to the output ILD of Fig. 3.7(a) is
KA(s) =
ILD
IAC
=
−GAML
1 +GAMLY1
. (3.5)
The transfer function from the input IAC to the output ISL is
FA(s) =
ISL
IAC
= 1 + Y2KA . (3.6)
The transfer function from the disturbance input Vdis to the output ISL is given by
DA(s) =
ISL
Vdis
=
L
1 +GAMLY1
. (3.7)
The transfer function from the disturbance input Idis to the output ISL is simply equal to -1; the
disturbance input is outside the control loop.
3.3.1.2 Switch open
Fig. 3.8(a) represents the diverter circuit of Fig. 3.3 operating under feedback law A with the left
switch in the open state. There are two control loops in operation, the inner current control loop
that acts to make ILD equal to Iref , and an outer current control loop that acts to make VSL = 0
by creating an additional current reference input to the inner loop that will charge or discharge
ICD.
As for the closed switch case, the loop may be simplified by replacing the thyristor voltage with
an independent disturbance input. The result of this simplification is shown in Fig. 3.8(b). The
inner current control loop may be modelled using the transfer functions derived in the previous
section. The transfer function from IAC to ICD is simply equal to −FA. The transfer function
from IAC to VSL may then be written
JA(s) =
VSL(s)
IAC(s)
=
Y2KAC + C
1−KACWHA . (3.8)
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Figure 3.7: Block diagrams of the diverter switch operating with a closed switch under feedback
laws A and B.
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From the two Vdis inputs to VSL:
NA(s) =
VSL(s)
Vdis(s)
=
1 + CDA
1−KACWHA . (3.9)
3.3.2 Feedback law B
The current control loop of feedback law B differs from that of law A by the arrangement of the
current measurements (ISL is measured instead of IAC and ILD) and by the reference created by
the voltage control loop (HB feeds directly into the amplifier block M). Feedback law B is designed
to drive ISL to zero ‘directly’ as opposed to driving ILD − IAC to zero as for feedback law A. The
voltage loop of Law B is connected so that it ‘bypasses’ the current control loop, therefore the
system cannot be considered to consist of an ‘inner’ and ‘outer’ loop as for law A.
3.3.2.1 Switch closed
A simplified version of the system operating in the closed switch state is given in Fig. 3.7(c). The
transfer function from IAC to ISL is
FB(s) =
ISL
IAC
=
1
1 +GBMLY1
. (3.10)
The transfer function from the disturbance input Vdis to the output ISL is
DB(s) =
ISL
Vdis
=
L
1 +GBMLY1
. (3.11)
Feedback law B also contains an additional disturbance input Idis corresponding to the capacitor
current ICD. Using similar reasoning as for the voltage disturbance, the current disturbance is
considered independent of the IAC for this analysis. The transfer function from the disturbance
input Idis to the output ISL is
EB(s) =
ISL
Idis
=
−1
1 +GBMLY1
= −FB(s) . (3.12)
3.3.2.2 Switch open
A simplified version of the system operating in the closed switch state is given in Fig. 3.8(c). There
is only a single transfer function from Vdis to VSL as IAC is not an input to this system
5, it is given
5IAC may be thought of as an indirect input because it determines Vdis.
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Figure 3.8: Block diagrams of the diverter switch operating with an open switch under feedback
laws A and B.
86
by
NB(s) =
ISL
Vdis
=
1− LC
1 +MLCWHB
. (3.13)
3.3.3 Feedback law compensator design
3.3.3.1 Design of GA and GB
For law A, if GA = g the compensator is a simple DC gain and the inner loop is a third order
system. For large values of g (3.10) is approximately unity and (3.11) approaches zero at low
frequencies. However, g may not be chosen arbitrarily large as the system will become unstable
above a particular forward gain. A root locus diagram for FA is given in Fig. 3.9(a)
6, the conjugate
pole pair crosses the imaginary axis at a forward gain of g ≈ 32. A tradeoff between damping and
DC error is achieved when g = 8 (the damping factor of the dominant pole pair is ζ ≈ 0.38).
If instead GA = g(1 + s/ωg), the compensator is proportional-differential (PD) and the inner
loop is a fourth order system. ωg may be selected to place a zero in the left half plane such
that the system is stable for all positive g. This may be used to improve the response speed and
the DC tracking properties of the system. A root locus diagram of FA with ωg = 60pi krads/s is
given in 3.9(b). It is possible to increase the forward gain several times beyond that of the simple
proportional compensator whilst maintaining stability and achieving adequate damping, a good
tradeoff is achieved with g = 50 (ζ ≈ 0.3).
As the denominator of FB is identical to FA, the closed loop properties will also be identical
and the system may be described by the same root loci. The PD compensator provides better
closed loop performance at a cost of only marginally increased system complexity, therefore it is
assumed that this is the compensator of choice in all further discussion and analysis.
3.3.3.2 Design of HA
If HA = h the compensator is a simple DC gain and the system is sixth order. h may not be
chosen arbitrarily large as the system will become unstable above a particular forward gain. A
root locus diagram for JA is given in Fig. 3.10(a), the conjugate pole pair crosses the imaginary
axis at a forward gain of h ≈ 0.93. A tradeoff between damping and DC error is achieved when
h = 0.3 (ζ ≈ 0.13).
If instead HA = h/(1 + s/ωh), the compensator is a first order low pass filter and the loop is a
seventh order system. ωh may be selected to place an additional pole in the left half plane such that
the system is stable for much greater positive h. This may be used to improve the response speed
6all root locus diagrams in this chapter were generated using the SISO toolbox in MATLAB R2008a (v7.1).
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(a) GA = g. Pole locations are shown at g = 8.
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(b) GA = g(1 + s/ωg). Pole locations are shown at g = 50.
Figure 3.9: Root loci for the diverter system operating under feedback law A with a closed switch.
Arrows show pole movement with increasing forward gain. Filled squares: poles, crosses: zeros,
filled circles: pole locations for infinite forward gain.
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and the DC tracking properties of the system. A root locus diagram of JA with ωh = 6pi krads/s
is given in Fig. 3.10(b). The system becomes unstable for forward gains greater than about 14.
However, it is possible to increase the forward gain by several times beyond that of the simple
proportional compensator whilst maintaining stability and achieving adequate damping, a good
tradeoff is achieved with h = 1.7 (ζ ≈ 0.26).
3.3.3.3 Design of HB
If HB = h the compensator is a simple DC gain and the system is fourth order. Again, h may not
be chosen arbitrarily large as the system will become unstable above a particular forward gain. A
root locus diagram for JB is given in Fig. 3.11(a), the conjugate pole pair crosses the imaginary
axis at a forward gain of h ≈ 15.3. A tradeoff between damping and DC error is achieved when
h = 4.5 (ζ ≈ 0.33).
If instead HB = h(1 + s/ωh), the compensator is proportional-differential (PD) and the system
fifth order. ωh may be selected to place an additional zero in the left half plane such that the
system is stable for all positive h. This may be used to improve the response speed and the DC
tracking properties of the system. A root locus diagram of JB with ωh = 60pi krads/s is given in
Fig. 3.11(b). It is possible to increase the forward gain by several times beyond that of the simple
proportional compensator whilst maintaining stability and achieving adequate damping, a good
tradeoff is achieved with h = 35 (ζ ≈ 0.29).
3.3.3.4 Complexity comparison of Law A and Law B
Law A and law B share the same current loop compensator so that GA = GB = G. However,
only one current measurement is required under law B, whereas two are required under law A.
The advantage of employing only a single current sensor is twofold: System cost will be reduced
and matching of the current sensors is not required. In a practical implementation, both current
sensors will inevitably include a small gain error and a small offset error which will vary between
units. The total current measurement error at DC may be described by
e = Y1I − Y2I = I(g1 − g2) + o1 − o2 , (3.14)
where g1 and g2 are the DC gains of the current senors Y1 and Y2 respectively, and o1 and o2 are
constant offsets. For the current sensors discussed in Section 3.2.4.1 example values are 0.997 <
g < 1.003 and −0.9 A < o < −0.9 A [64, 65]. Thus a worst case current error of 2.7 A may be
expected given a peak current of 150 A. To remove this offset, at least two adjustments would
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(a) HA = h. Pole locations are shown at h = 0.3.
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(b) HA = h/(1 + s/ωh). Pole locations are shown at h = 1.7.
Figure 3.10: Root loci for the diverter system operating under feedback law A with an open switch.
Arrows show pole movement with increasing forward gain. Filled squares: poles, crosses: zeros,
filled circles: pole locations for infinite forward gain.
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(a) HB = h. Pole locations are shown at h = 4.5.
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(b) HB = h(1 + s/ωh). Pole locations are shown at h = 35.
Figure 3.11: Root loci for the diverter system operating under feedback law B with an open switch.
Arrows show pole movement with increasing forward gain. Filled squares: poles, crosses: zeros,
filled circles: pole location for infinite forward gain.
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be required (setting g1 = g2 and o1 = o2). Law B would require only one adjustment (setting
o1 = 0)
7.
Law B also creates the possibility for the use of an ‘under-rated’ current sensor. Under law B
sensor Y1 measures switch current directly; when the controlled source is operating correctly, this
current is much smaller than the load current. In this case, a current sensor with a full-scale reading
only a few times the expected residual switch current may be employed. This potentially offers two
advantages: The cost of the sensor may be reduced and the offset of the sensor in absolute terms
may also be reduced (offset ratings are typically a constant percentage of the full-scale reading),
providing very accurate residual current measurement without any ‘zeroing’ adjustment. It should
be noted that the current sensor must be able to withstand the full load current indefinitely without
damage (as the full load current flows in the switch when the controlled source is not active) and
that the sensor output, whilst saturated, should indicate the correct current direction in order for
the feedback law to function correctly. The initial transient performance of feedback law B will be
affected by the saturation of the current sensor.
The ‘architecture’ of law A and law B differ significantly. The outer voltage loop of law A
generates a small additional current signal that is fed to the inner current loop. This requires
the voltage loop to have a bandwidth well below that of the current loop in order to avoid the
destabilisation of the system as whole (see above discussion; HA requires a low pass filter with
ωh ≈ ωcs/8 to maintain stability at high DC gains). Law B does not suffer this limitation: The
current loop and voltage loop are fully independent of each other and therefore both the current
and voltage loops may be high bandwidth. It is therefore suggested that law B is superior to law
A as it offers reduced overall feedback law complexity whilst also offering better performance in
zero-voltage mode due to the greater voltage loop bandwidth.
7the problem of offset drift over time is not considered here, although similar results will apply.
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3.4 Evaluating overall system performance
The role of the diverter circuit is to eliminate arcing at the switch contacts by creating zero-current
zero-voltage conditions for both switches. Only two numbers ultimately describe how close the
system approaches the ideal zero-voltage zero-current case:
1. The current remaining flowing in the switch at the moment of contact separation (smaller is
better)
2. The voltage remaining across the switch at the moment of contact closure (smaller is better)
However, the circuit design and feedback laws examined previously are designed such that
1. The current flowing in either of the two diverter switches may be reduced, on demand, to
near-zero
2. The voltage across either of the two diverter switches may be reduced, on demand, to near-
zero
How ‘near-zero’ the switch current and voltages are at the instant of opening or closing will
depend on the particular moment at which the switch is operated in a line cycle. For example, as
is discussed in Appendix A, significant non-zero switch current is expected near the zero-crossings
of the line current due to the abrupt reversal of the thyristor voltage; a switch opened at the
zero-crossing would experience more arcing than a switch opened mid-half-cycle.
It is evident that without accurate knowledge of where in a particular line cycle the closing or
opening event occurs, it is not possible to directly link the first and second set of points above.
Indeed, it is partially because precise knowledge of the moment of switch operation is very difficult
to achieve in practice that the diverter system described here was originally proposed: If zero-
voltage zero-current conditions can be created across a large period of time then it does not
matter exactly when the switch operates.
An assumption regarding switch operation is now required: The switches used in the diverter
circuit are assumed to have a certain level of ‘predictability’ such that, given a suitably timed
operating command, they are guaranteed to open or close in a particular interval and this interval
is smaller than half the period of the line current. Under this condition, the zero-crossings of
the line current may be avoided. The time delay td between the switch receiving an operating
command and completing the operation must fall within a range
0 < td <
pi
ω0
−∆t . (3.15)
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∆t corresponds to a shortening of the operating ‘window’ to allow for the decay of the zero-crossing
current ‘spike’ (see Appendix A). It is expected that the time constraint represented by (3.15) will
not prove difficult to satisfy for a suitably designed mechanical switch system (see later Chapter 5).
Two assumptions allow the construction of a simple performance measure:
1. The dominant component of the load current is at the fundamental frequency such that only
one zero-crossing occurs in any given half-cycle. In this case, only one zero-crossing current
spike will occur per half-cycle and the switch may be operated to avoid this region.
2. The zero-crossing current spike may be considered to decay rapidly to a small value within
time ∆t, such that away from the zero-crossing the non-linear thyristor voltage may be
modelled as a simple DC offset plus a resistive component proportional to the line current.
If these conditions hold, the combination of diverter circuit and feedback law may be modelled as
a linear system obeying the principle of superposition. The thyristor disturbance voltage may be
represented as a linear function as follows:
Vdis(s) = VTL(s) = VJ(s) + IAC(s)RT . (3.16)
The thyristor disturbance current may also be represented as a linear function:
Idis(s) = ICD =
−sCDVTL
1 + sRDCD
= − VTL
C(s)
= −VJ(s)
C(s)
− IAC(s)RT
C(s)
. (3.17)
The thyristor junction voltage is modelled as a simple DC offset, i.e. VJ may be defined as
consisting of only harmonic number zero:
VJ(jω) :=
 VJ for ω = 0 ,0 for ω 6= 0 . (3.18)
3.4.1 Distribution network harmonics
The residual switch current at a given harmonic is the product of the magnitude of the load
current harmonic and the diverter system gain at that frequency. The exact harmonic content of
the OLTC load current will depend strongly on the placement of the OLTC and the makeup of the
distribution network in terms of line impedances and the type of loads being served [66]. It may be
assumed that the harmonics will typically be small compared to the line frequency with all even
and most high-order odd harmonics not exceeding 0.5 % of the fundamental, with the maximum
values for low-order odd harmonics less than 6 % of the fundamental.
94
Table 3.3: Summary of results from [69] Figures 14.C and D, harmonic currents in a distribution
feeder as a percentage of the fundamental
Harmonic no. Inverter off Inverter on
3 5.0 4.6
5 4.8 4.1
7 2.9 1.5
11 0.1 5.4
13 0.2 3.5
23 0.1 0.8
25 0 0.7
35 0 0.4
37 0 0.3
47 0 0.3
49 0 0.3
59 0 0.1
Table 3.4: Feedback compensator values.
Quantity Value Unit
g 50 —
ha 1.7 —
hb 35 —
ωg 60pi krad/s
ωha 6pi krad/s
ωhb 60pi krad/s
Several studies have measured the harmonic content of distribution currents with broadly
similar results: Surveys conducted in the USA [67] and in Northern Taiwan [68] give amplitudes for
the third, fifth and seventh harmonics as 3.1 %, 4.7 %, 2.5 % and 3.44 %, 4.73 %, 2.12 % respectively.
A survey of distribution feeder currents made in Australia [69] includes higher harmonics. The
measurements from this study are summarised in Table 3.3. Two sets of measurements are given,
one when a purpose built inverter was operated as a special-purpose harmonic source and another
without this inverter in operation. It is clear that the inverter contributes significant additional
harmonic distortion.
The harmonics of Table 3.3 may be taken to represent ‘normal’ (inverter off) and ‘worst-case’
(inverter on) scenarios for harmonic content on the distribution network. The residual switch
currents and voltages expected in an OLTC subject to a load current containing the harmonics of
Table 3.3 are now calculated for both feedback laws. The fundamental amplitude is assumed to be
I0 = 150 A and all other circuit quantities are taken to be equal to the values given in Table 3.2.
The feedback law compensators analysed are GA = GB = g(1 + s/ωg), HA = ha/(1 + s/ωha) and
HB = hb(1 + s/ωhb) with the numerical values given in Table 3.4.
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3.4.2 A zero-current performance measure
The performance of the system operating in zero-current mode can be measured by considering
the magnitude of the residual current flowing in the switch at harmonic n; this is appropriate as
the system is linear under the assumptions described above. If a test sinusoidal load current of
frequency nω0 is injected into the system the magnitude of the resulting residual switch current
may then be used as a measure of system performance at that harmonic (lower is better). The
switch current under feedback law A is given by
ISL(A) = IACFA + VdisDA − Idis , (3.19)
= IAC
(
FA +DART +
RT
C
)
+ VJ
(
DA +
1
C
)
. (3.20)
The switch current under feedback law B is given by
ISL(B) = IACFB + VdisDB + IdisEB , (3.21)
= IAC
(
FB +DBRT − EBRT
C
)
+ VJ
(
DB − EB
C
)
. (3.22)
The residual switch current for a load current with the harmonic content discussed in the previous
section may now be calculated; Figs. 3.12(a) and 3.12(b) show the performance of the system when
operating under feedback law A and B respectively. Note that a zeroth harmonic is evident as the
result of the DC offset contributed by the thyristor junction voltage VJ .
Both laws produce very low switch currents of below 110 mA per harmonic. Unfortunately,
as phase information is not included in typical harmonic analyses such as [69], it is not possible
to construct a time domain representation of the switch current from which a peak value may be
extracted. Instead it is proposed that a simple sum of all harmonic magnitudes will suffice as a
performance measure:
QI =
N∑
n=0
|ISL(nω0)| . (3.23)
QI is the current magnitude that would occur if the phase of each input harmonic conspired to
produce an output waveform in which all harmonics had equal phase such that the highest possible
maxima was produced. This scenario is unlikely to occur in reality, nevertheless, QI defines a ‘worst
case’ measure of switch current and is therefore a good metric for comparing one system to another,
especially when the phase relationship between harmonics is unknown or varying (as is likely in
practice). QI values for law A and B subject to the input harmonics of Table 3.3 are given in
table3.5.
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Table 3.5: Q metric values for residual switch current and voltages under law A and law B. Input
current consists of the harmonics of Table 3.3 with a fundamental amplitude of I0.
Metric Inverter Law A Law B Unit
QI
off 184 116
mA
on 309 201
QV
off 107 77.1
mV
on 177 81.2
It is clear that law B out-performs law A, especially at the crucial low order harmonics which
dominate IAC . Both laws exhibit first order integrator behaviour at the frequencies of interest (the
inductor LD effectively integrates the source voltage VA), to a first approximation, the gain of both
law A and B increases linearly with frequency. Both laws show very low gain (or alternatively,
very high attenuation or excellent rejection of the load current and disturbances) at the first few
harmonics (with a gain in the region of 0.5 %).
Under law B the residual switch current that is a result of current flowing in CD is observed
by the feedback system and attenuated. This is not the case for law A where only the current
flowing in ILD is observed and the capacitor current remains ‘uncompensated’. At the fundamental
frequency, ICD is approximately equal in magnitude but opposite in sign to the law A ‘error current’
IAC − ILD; ICD and the error current combine to flow in the switch under law A. Effectively, the
capacitor path leakage current forms a lower bound on the minimum gain attainable under law
A. Law B addresses this limit by acting to cancel ICD by the same degree as IAC and thus the
residual switch current caused by ICD is very small; under law B the switch current is almost
entirely determined by IAC . Thus, given the identical loop gains considered here, it should be
expected that law B will produce about half of the residual switch current of law A at the first
few harmonics. At higher harmonics, the impedance of the capacitor path is dominated by RD,
thus the capacitor current becomes nearly constant with frequency: This accounts for the reduced
gradient of the gain graph for law A at high frequencies. Note that, whilst there is little point
in increasing the loop gain of law A, if it were feasible to increase the forward gain of law B a
correspondingly lower switch current would be expected (for the current loop compensator of law B
(GB) discussed here, damping and stability issues will be encountered if the loop gain is increased
much beyond the value chosen above).
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Figure 3.12: Residual switch current. Bars: Residual switch current at harmonic n given IAC
harmonics equal to those of Table 3.3 (inverter off: Black, inverter on: White). Line: System gain
from IAC to ISL.
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3.4.3 A zero-voltage performance measure
The performance of the system operating in zero-voltage mode can be measured in much the same
way as for the zero-current measure above. The switch voltage under feedback law A is given by
VSL(A) = IACJA + VdisNA , (3.24)
= IAC(JA +NART ) + VJNA . (3.25)
The switch voltage under feedback law B is given by
VSL(B) = VdisNB , (3.26)
= IACNBRT + VJNB . (3.27)
The residual switch current for a load current with the harmonic content discussed in the previous
section may now be calculated. Figs. 3.13(a) and 3.13(b) show the performance of the system
when operating under feedback law A and B respectively. Note that a zeroth harmonic is evident
as the result of the DC offset contributed by the thyristor junction voltage VJ .
Both laws produce very low switch voltages below 70 mV per harmonic. In a similar manner
as for the switch current, it is proposed that a simple sum of all harmonic magnitudes will suffice
as a performance measure
QV =
N∑
n=0
|VSL(nω0)| . (3.28)
QV values for law A and B subject to the input harmonics of Table 3.3 are given in Table 3.5.
Again, law B out-performs law A. The voltage control loop of law A has a much lower bandwidth
than law B (3 kHz vs. 30 kHz) and may effectively be considered to operate independently of the
inner current control loops8, i.e. the inner current loop may be considered to act as simple current
source driving current through LD and further loop interaction may be ignored. A first order
integrator effect is evident (the capacitor CD effectively integrates the output of the inner current
loop) and gain increases approximately linearly with frequency, although an increasing gradient is
evident at the higher harmonics, corresponding to a second order effect9.
There is no integrator effect in the voltage loop of law B, and disturbance attenuation is
determined by the DC loop gain only. Law B has a relatively flat gain curve across the frequencies
of interest as the bandwidth of the voltage control loop is high. However, as the magnitudes of the
8the current control loop of law A and law B has a bandwidth of 30 kHz.
9the 50th harmonic is at 2.5 kHz which is approaching the voltage loop compensator (HA) cutoff frequency of
3 kHz.
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high frequency input current harmonics are low, there is only a limited corresponding enhancement
of the law B QV figure. The maximum level of attenuation that may be achieved is determined
by damping or stability limits placing an upper bound on loop gain.
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Figure 3.13: Residual switch voltage. Bars: Residual switch current at harmonic n given IAC
harmonics equal to those of Table 3.3 (inverter off: Black, inverter on: White). Line: System gain
from IAC to VSL.
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3.5 Transient performance
Time domain simulations of law A and law B under open and closed switch conditions are now
presented10. Figs. 3.14 and 3.15 show the response of law A and law B to a pure sinusoidal load
current, the primary difference between these plots is that law B can be seen to track the capacitor
current closely whereas law A does not. Law B rejects the exponential decay in the ‘spikes’ of ICD
so that this current does not flow in the switch. Only a very short transient disturbance in ISL
is evident at the zero-crossings; the source voltage VA is driven into saturation as it attempts to
correct for the ICD current spikes. A similar result is observed for open switch conditions, as show
in Figs. 3.16 and 3.17. Law B acts to reject the exponential decay component of ICD such that
the switch voltage VSL is maintained near-zero at all times.
Figs. 3.18 and 3.19 show the transient performance of law B when the load current contains
the harmonics of Table 3.3 (inverter on) under closed and open switch conditions respectively11.
Corresponding harmonic currents and voltages are evident through and across the switch although
the fundamental component dominates. VA comes close to saturation even away from the zero-
crossings: High frequency harmonics require a greater source voltage to drive a higher rate-of-
change of current through the inductor. If significant high order harmonics are expected the
maximum output of the voltage source should be increased to ensure the system can ‘follow’ the
corresponding high dI/dt.
Fig. 3.20 shows the step response of both law A and B near the zero-crossing of the load
current. The zero-crossing occurs at t = 0 where the thyristor junction voltage VJ rapidly reverses
subjecting the system to a step input. Law B reaches steady state conditions in less than 30µs
for both switch current and switch voltage. This is achieved by greater ‘control action’, as can
be seen from the plots of source voltage: Under law B, VA is saturated for a short time after the
zero-crossing. Law B exhibits several oscillations before reaching steady state, this is expected as
the damping coefficients for the dominant pole pair was set relatively low (ζ ≈ 0.3) in order to
achieve high gain and corresponding low DC error.
3.5.1 Power dissipation of the diverter circuit and linear amplifier
The power dissipated in the diverter circuit can be broken down into three parts
1. Power dissipated by ‘lossy’ diverter components, these are the inductor parasitic resistance
RD, the thyristor resistance term RT and the thyristor junction voltage VJ .
10all transient simulations in this chapter were performed under MATLAB Simulink R2008a (v7.1) using the
PLECS v2.0.5 toolbox.
11as no phase information is available in [69], the phase of each harmonic was selected randomly.
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Figure 3.14: Closed switch transient performance of law A with a pure fundamental load current.
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Figure 3.15: Closed Switch transient performance of law B with a pure fundamental load current.
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Figure 3.16: Open switch transient performance of law A with a pure fundamental load current.
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Figure 3.17: Open switch transient performance of law B with a pure fundamental load current.
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Figure 3.18: Closed switch transient performance of law B with a distorted load current.
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Figure 3.19: Open switch transient performance of law B with a distorted load current.
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Figure 3.20: Step response of law A and B around a zero-crossing.
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2. Power dissipated by the amplifier producing the driving voltage VA.
3. ‘Auxiliary’ power consumed by the sensors, amplifier drive circuit, control law circuitry etc.
It is assumed that the auxiliary power is negligible compared to that of the main power circuit.
The average power consumed by each lossy device can be found by integrating the corresponding
terminal quantities over one half-cycle of the load current. If it is assumed that the load current
consists of only a fundamental component and that the control system is ideal so that the load
current is tracked exactly (ILD = IAC), the power dissipated over one half-cycle of the mains
waveform by the components of point (1) above is given by
PD(av) =
ω0
pi
∫ pi/ω0
0
IAC(t)VJ + I
2
AC(t)(RD +RT ) .dt , (3.29)
= I0
2VJ
pi
+ I20
RLD +RT
2
. (3.30)
For the values of Table 3.2, PD(av) = 264 W. The instantaneous power consumed by the circuit
includes the power stored and returned by the inductor and is given by
PD(t) = VA(t)IAC(t) . (3.31)
Where VA is equal to the voltage around the loop formed by the switch, thyristor and inductor.
The loop voltage for one half-cycle of load current is
VA(t) = IAC(t)(RLD +RT ) + I˙ACLD + VT , (3.32)
= I0(RLD +RT ) sin(ω0t) + I0LDω0 cos(ω0t) + VJ sin(ω0t) . (3.33)
The peak power may be found by setting time derivative of PD qual to zero:
P˙D(t) = I
2
0ω0(RLD +RT ) sin(2ω0t) + I
2
0ω
2
0LD cos(2ω0t) + I0ω0VJ cos(ω0t) . (3.34)
The peak power occurs at P˙D(t) = 0. Unfortunately, this equation does not have a simple analytic
solution. A numerical solution gives t = t1 = 3.88 ms and t = t2 = 9.19 ms corresponding to
PD(pk)(t1) = 553 W and PD(pk)(t2) = −27.0 W. A negative power corresponds to energy stored in
the inductor returning to the supply.
The power dissipation of the amplifier in point (2) above can be found by considering the
current and voltage drop across each of the amplifier active devices over one cycle. For an ideal
class B amplifier such as that shown in Fig. 3.4, the high-side device (M1) conducts when IAC > 0
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and the low side device (M2) conducts when IAC < 0. There is no ‘common mode’ current that
flows in both devices12. The load current and amplifier output voltage are symmetrical and so
it is necessary to consider only one half-cycle. The voltage drop across the conducting device is
VDC − VA and the power dissipated is then
PA(av) =
ω0
pi
(
VDC
∫ pi/ω0
0
IAC(t) .dt+
∫ pi/ω0
0
IAC(t)VA(t) .dt
)
, (3.35)
= 2I0
VDC
pi
− 2I0VJ
pi
− I20
RLD +RT
2
, (3.36)
= 2I0
VDC
pi
− PD(av) . (3.37)
The inductive element of VA does not cause a net power dissipation. For the values of Table 3.2
PA(av) = 404 W.
The efficiency of the linear amplifier driven system may be calculated by comparing the ‘useful’
power spent overcoming the loop voltage drop to the total power consumed by the system
η =
PD(av)
PS(av)
, (3.38)
where PS(av) is the average energy dissipated by the system a whole
PS(av) = PD(av) + PA(av) . (3.39)
For the values above, η = 40 %. This figure may be improved by reducing the voltage ‘headroom’
included between the peak of VA and VDC (see Section 3.2.3.3). In the ‘optimal’ case VDC is set
so that it is equal to the peak of VA. This occurs when
V˙A(t) = I0(RLD +RT )ω0 cos(ω0t)− I0LDω20 sin(ω0t) = 0 , (3.40)
the solution of which is
ω0t = tan
−1
(
RLD +RT
LDω0
)
+ npi , n ∈ Z . (3.41)
For the values above, the peak occurs at t = 2.43 ms (n = 0) and takes the value VA(pk) = 4.28 V. If
VDC is set equal to this value PA = 145 W and η = 64.6 %. This is the maximum possible efficiency
that can be achieved using a class B amplifier. For a practical system it will always be necessary to
12for a practical system it may be necessary to allow some common mode current to flow at the zero-crossing point
in order to reduce zero-crossing distortion. Any such current would be relatively small and flow for only a brief part
of the cycle, therefore it may be assumed that it will produce only a small increase in power dissipation.
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include some voltage headroom in order to cope with a range of operating scenarios, for example
the peak output voltage required to track a load current containing higher order harmonics tends
to be greater greater than that required to track a pure fundamental load current (compare the
plots of VA in Figs. 3.14 and 3.18, for example) and so the efficiency will always be lower than this
figure.
One final useful figure is the peak power consumed by the system as a whole, this occurs at
the peak of the load current and is given by
PS(max) = I0VDC . (3.42)
For the values used above and VDC = 7 V, PS(max) = 1050 W.
Note that the controlled source is only active during a tap change operation. If the operation
takes N half-cycles, the total energy dissipated by the diverter system will be
ES =
piN
ω0
PS(av) . (3.43)
If N = 3, ES = 6.68 J.
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3.6 Switch-mode operation
The control laws discussed above may be operated with a switch-mode voltage amplifier in place
of the linear amplifier initially assumed. The switch-mode amplifier drive signal is a boolean value,
this signal may be produced in one of two ways:
1. Pulse Width Modulation (PWM) — An input signal is compared with a carrier signal (such as
a triangle or sawtooth wave) to generate a pulse train. The switching frequency is governed
by the frequency of the carrier signal.
2. Use of a non-linear control element — A boolean value is generated directly by the com-
parison of a reference signal and a measurement signal. Such systems are typically ‘self
oscillating’ and the switching frequency depends on the properties of the system as a whole.
In the PWM case, if the switching frequency is set much greater than the control loop bandwidth,
the design of the control loop may proceed under the assumption that the amplifier is actually a
linear system. This allows the use of standard linear design techniques and the direct application
of feedback laws A and B to a diverter system incorporating a switch-mode amplifier in place of
the linear amplifier. Appendix C provides a qualitative argument for this reasoning and provides
an approximate relationship between amplifier switching frequency and loop gain required for this
‘linearity assumption’ to be valid. The results of Appendix C may be summarised by noting that
the gain of the loop at the switching frequency of the amplifier must be limited to a level that
ensures the modulator input is in some sense ‘smooth’. This may be achieved by lowering the
feedback law DC gain parameters (g, hA and hB).
The second method directly exploits the nature of a switch-mode source but requires the design
of an entirely new non-linear feedback law for which standard linear design methods are not
applicable. Ripple currents and ripple voltages will occur in both cases, although their behaviour
may be different.
3.6.1 Pulse width modulated amplifier under law A and B
The properties of a pulse width modulated switch-mode amplifier based controlled source are now
investigated. The use of a switch-mode amplifier results in the production of undesirable ripple
currents and ripple voltages, the magnitude of which may be reduced by increasing the switching
frequency of the amplifier. However, amplifier switching frequency cannot be increased indefinitely
due to limitations of the active devices. Given a system of the scale considered here, the most
suitable active devices are MOSFETs (see Section 3.2.3). It is suggested that the upper limit on the
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switching frequency of a MOSFET amplifier with the supply voltage and load current requirements
listed in Table 3.2 will be about13 200 kHz.
3.6.1.1 Ripple current
The ripple current flowing in the closed switch will be approximately equal to that flowing in the
inductor LD as the impedance of the capacitor-resistor path is much greater than the thyristor-
switch path14. For ideal amplifier switching devices the ripple current flowing in the inductor is
given by
∆I =
V 2DC − V 2A
4VDCLDfsw
. (3.44)
VA varies between VJ and VA(pk) across a load current cycle (see Section 3.5.1 for the derivation
of VA(pk)). For the values given in Table 3.2 and with fsw = 200 kHz, ∆Imin = 109 mA, ∆Imax =
172 mA.
3.6.1.2 Ripple voltage
When the switch is open, the ripple current must flow in the capacitor-resistor path. This will
generate a ripple voltage across the switch equal to ∆V . The impedance of the ripple current path
is dominated by RD, hence the ripple voltage may be approximated by
∆V ≈ R∆I . (3.45)
For the values given above, ∆Vmin = 219 mV, ∆Vmax = 343 mV.
3.6.1.3 Loop gain modification
In order to ensure the desired behaviour of the system as a whole, the DC gain of feedback laws
originally designed for a linear source system may need to be modified before they are applied to a
system employing a switch-mode source (this is discussed in detail in Appendix C). The frequency
dependent part of the current control loop gain of law A and law B is
|B(jω)| =
√
1 + ω2/ω2g
(1 + ω2/ω2cs)(1 + ω
2/ω2va)
. (3.46)
13the figure of 200 kHz is somewhat arbitrary but is intended to represent the performance achievable using current
technology. This is approximately the frequency at which commonly available MOSFET devices of an appropriate
voltage rating exhibit switching losses equal to their conduction losses.
14RD = 200RT for the values given in Table 3.2.
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Using this result and setting ω = 2pifsw where fsw = 200 kHz and using the cutoff frequencies
of Table 3.4, bmax = 22.4. bmax represents the maximum loop DC gain before undesired loop
behaviour may be expected to arise due to switch-mode effects (see Appendix C for the derivation
of the bmax figure). A ‘switch-mode value’ of g¯ = 20 satisfies the limit on DC loop gain represented
by bmax = 22.4 (an overbar indicates a gain value intended for a switch-mode amplifier). This is
significantly less than the ‘linear value’ g = 50 originally selected in Section 3.3.3.1 (no overbar
indicates a gain value intended for a linear amplifier). It may be concluded that the use of a pulse
width modulated switch-mode amplifier of switching frequency 200 kHz requires a reduction in
the loop gain over the linear amplifier case and therefore a corresponding increase in the residual
switch current should be expected.
For law B, the voltage control law is ‘direct’ and a similar gain reduction result applies. In
this case, the loop gain is multiplied by RD (assuming ripple voltage is dominated by the resistive
component of the capacitor-resistor path). Under law B the voltage loop compensator values are
identical to the current loop values, therefore h¯b should be chosen such that h¯b = g¯/RD. Given the
values of Table 3.2, h¯b = 10. This is significantly lower than the original gain of hb = 35 selected
for the linear amplifier case in Section 3.3.3.3 and therefore an increase in residual switch voltage
should be expected.
The voltage control loop of law A is more complex. The frequency dependent part of the overall
loop gain is given by
|B(jω)| =
√
1 + ω2/ω2g
(1 + ω2/ω2cs)(1 + ω
2/ω2va)(1 + ω
2/ω2ha)
. (3.47)
The DC component is given by b = g¯h¯aRD. In this case, bmax = 1500 due to the low cutoff
frequency of the low pass filter element of HA. The maximum DC gain of the voltage loop
compensator is therefore h¯a(max) = bmax/g¯RD = 37.5 which is much greater than the value of
ha = 1.7 selected Section 3.3.3.2. Thus the voltage loop compensator may be increased to give the
same loop gain as for the linear case: h¯a = gha/RDg¯ = 2.13. In this case, no increase in residual
switch voltage should be expected as the overall loop gain will be the same as for the linear case.
3.6.2 Law C: Hysteresis control
Fig. 3.21 shows a block diagram of law C operating under closed switch conditions. This system
is a non-linear version of law A; the inductor current is made equal to the load current by action
of VA. The law is non-linear because is it employs a ‘relay’ type function defined (for a discrete
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time system) as
R(xk) :=

1 for xk > 1 ,
−1 for xk < −1 ,
R(xk−1) otherwise .
(3.48)
This type of feedback law is often known as a hysteresis controller because it utilises the hysteresis
effect of the relay function. Hysteresis controllers are generally employed in loops with a dominant
integrator in the forward path. This is the case for the inner current control loop of law A, where
the inductor LD integrates the source output voltage VA. VA is a switch-mode bipolar source such
as the H-bridge configuration of Fig. 3.5.
VA
ILD
Vdis
inner current control loop
css ω+1
1
DLD sLR +
1
css ω+1
1
IAC
Y2(s)
Y1(s)
R
L(s)
vss ω+1
1)(sHA 0
VSL
ISL
Idis
Iref g DCV
Figure 3.21: Switch-mode law A inner current control loop.
The loop sets VA = VDC if the measured inductor current is greater than Iref + ∆I (causing
dID/dt < 0) and to −VDC if the current is less than Iref − ∆I (causing dID/dt > 0). In this
way the inductor current is maintained around Iref . In the ideal case the inductor current equals
the reference current with a ripple current of magnitude ∆I superimposed upon it. Setting ∆I
small reduces the ripple and increases the switching frequency. In the practical case, the maximum
switching frequency is limited by the bandwidth of the control loop. Generally it may be assumed
that the H-bridge (or other switch-mode amplifier) introduces very little loop delay, however,
the current sensor will have a limited frequency response which ultimately dictates the highest
switching frequency and therefore the lowest ripple current that may realistically be achieved. See
Appendix D for a detailed analysis of this relationship. For the following analysis, the current
sensor is taken to be identical to the sensors used for the linear feedback laws above, i.e. a first
order low pass filter with a cutoff frequency of 50 kHz. The forward gain required to give a certain
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ripple current r may be found using the procedure of Appendix D. A maximum ripple current of
r = ∆Imax = 250 mA may be achieved for
15 v = vmin by setting the forward gain to g = 42.2.
The corresponding offset current will be Io(min) = 11.8 mA. For v = vmax, ∆Imin = 221 mA and
Io(max) = 57.1 mA.
Decreasing the ripple current by increasing the loop gain rapidly becomes unfeasible. For
example, to obtain a ripple current of 50 mA theoretically requires g = 4690. This ripple current
is unlikely to be achievable in practice due to the presence of second order effects, such as filter
roll-off greater than first order at high frequencies16.
The summation of the ripple and offset currents are approximately equal to the error currents
under linear feedback laws A and B. Thus the hysteresis controller plus switch-mode amplifier is
competitive with the linear feedback law plus linear amplifier combination. However, the gain of
g = 42.2 is near the realistic maximum for a practical system with a sensor bandwidth of 50 kHz.
The switching frequency of the hysteresis controller depends upon the operating point of the
system and so will vary across the load current cycle. The switching frequency is given by
fsw =
VDC(1− v2)
2LD∆I
. (3.49)
For the values given in Table 3.2 and v = vmin, fmax = 137 kHz. For v = vmax, fmin = 87.7 kHz.
The hysteresis controller replaces the inner current control loop of law A. The inner loop
still appears as a nearly ideal controllable current source up to the cutoff frequency of HA (see
Section 3.3.3.2), therefore the outer voltage control loop of law A may be used without modification.
A similar result as given in Section 3.6.1.2 applies for the ripple voltage seen across the switch when
operating under open switch conditions: The ripple current must flow in the capacitor-resistor path
and so the ripple voltage may be approximated as ∆V ≈ RD∆I.
Fig. 3.22 shows the residual switch current and voltage performance of each switch-mode system
for a load current consisting of a fundamental component only.
3.6.3 Power dissipation of the switch-mode amplifier
The power dissipation of an ideal switch-mode amplifier is zero as the internal active devices never
conduct whilst sustaining a non-zero voltage. Therefore the efficiency of an ideal switch-mode
amplifier is 100%. If the amplifier may be considered ideal, the average and peak power dissipation
15see Appendix D for a definition of r andv
16for example, if g = 4690 but an additional first order low pass filter element with a cutoff frequency of ωc =
2piMrad/s is inserted into the feedback loop a ripple current of 166 mA (when v = vmin) results. Higher order effect
have a great effect on loop behaviour at high loop gains.
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Figure 3.22: Residual switch current and voltage for all switch-mode systems.
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of the system as a whole will be equal to the values PD(av) and PD(pk) given in Section 3.5.1.
A practical implementation of a switch-mode amplifier will dissipate power due to conduction
(on-state) losses and switching losses. The exact values depend on many factors, including the
switching frequency and the characteristics of the chosen active devices. It may be expected that
the efficiency of a switch-mode amplifier of the scale required in this application (i.e. for circuit
values equal to the those given in Table 3.2) will be greater than 80%. It should be noted that,
to a first approximation, the efficiency of a switch-mode amplifier is not affected by the supply
voltage. Therefore an increase in voltage headroom can be made without a corresponding increase
in system power consumption17.
3.6.4 Comparison between linear and switch-mode designs
The use of a switch-mode amplifier will tend to produce greater maximum residual switch current
and switch voltage due to the addition of a ripple component to the control loop error. In the
case of a pulse width modulated amplifier, a reduction in loop gain is also necessary to ensure loop
stability. A reduction in loop gain will lead to an increase in control loop error.
Table 3.6 presents the Q metric values and system power consumption figures for all combina-
tions of feedback law and amplifier. The PWM switch-mode amplifier design may operate under
either law A or B. The hysteresis switch-mode design (law C) replaces the inner loop of law A
and therefore may only be used with the outer voltage control loop of law A and not with the
‘direct’ voltage control loop of law B. The hysteresis control is assumed to track the load cur-
rent exactly (within the ripple and offset errors discussed previously) but will not attenuate the
capacitor leakage current as it operates on the inductor current (not the switch current)18.
A base 80 % efficiency is assumed for the PWM converter and the losses are assumed to be
evenly split between conduction and switching losses. The ‘relative’ power loss expected under the
hysteresis controller may then be calculated by
PA(hyst) =
PA(pwm)
2
(
1 +
fsw(hyst)
fsw(pwm)
)
. (3.50)
fsw(hyst) is taken to be the arithmetic average of fsw(max) and fsw(min) given in Section 3.6.2.
17the efficiency of a switch-mode amplifier will tend to decrease for high ratios of VDC/VA(pk), but in general this
may be considered to be a fairly weak effect.
18i.e. hysteresis law C has the same limitations regarding the minimum achievable switch current as law A.
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The following observations may be made upon examination of Table 3.6:
1. Both linear systems out-perform all switch-mode systems in terms residual switch current
and voltage.
2. Both switch-mode systems outperform the linear systems in terms of average and peak system
power consumption.
3. Linear law B out-performs linear law A in terms of residual switch current due to attenuation
of the capacitor current.
4. Linear law A outperforms linear law B in terms of residual switch voltage due to the high
‘compound’ loop gain ghA.
5. No switch-mode law clearly out-performs any other.
(a) Despite the highest ripple current the hysteresis controller (law C) provides slightly
better residual current performance then the PWM switch-mode systems as it does not
suffer from current loop gain reduction.
(b) Due to large voltage loop gain reduction (g = 35 to g¯ = 10), law B performs very poorly
in terms of residual switch voltage.
(c) Due to the higher ripple current (278 mA compared to 172 mA), the hysteresis controller
also performs poorly in terms of residual switch voltage.
(d) The voltage loop of law A does not require any gain reduction, hence is the best per-
forming switch-mode loop in terms of residual switch voltage.
The residual switch voltages for the best performing switch-mode design are over five times greater
than the worst performing linear design; this is due to the additional ripple current component in
the switch-mode cases which is exacerbated by the relatively large value of RD. It may be beneficial
to reduce RD in switch-mode designs but it should be noted that this will cause a corresponding
increase in ICD(max) (see Section 3.2.3.4). If RD = 0 the ripple voltage will be reduced to near-
zero19 and the performance of the switch-mode systems will approach that of their equivalent
linear systems.
Although the linear amplifier systems provide lower residual switch currents and voltages, it
may still be desirable to use a switch-mode design. The values presented here are only intended as
an indication of relative system performance given comparable hardware. One possibility is that
19due to the relatively large value of CD the capacitive component of the ripple voltage is very small. When RD = 0
the ripple voltage is given by ∆V = ∆I/8fCD. If CD = 100µF, ∆I = 250 mA and fsw = 150 kHz, ∆V = 2.08 mV.
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Table 3.6: Q metric values and average and peak system power dissipation under various com-
binations of feedback law and amplifier. Input harmonics consist of a fundamental sinusoid of
amplitude I0 only.
Metric
Linear-mode
Switch-mode
UnitPWM Hyst.
Law A Law B Law A Law B Law C
QI 126 85.1 365 324 317 mA
QV 73.9 117 361 658 535 mV
PS(av) 672 330 316 W
PS(pk) 1050 553 529 W
as a significant reduction in system cost may be expected by the use of a switch-mode amplifier
(due to the reduced rating of both the power supply and thermal management system) it may
be economically advantageous to increase LD (and possibly increase the switching frequency) in
order to reduce the ripple quantities. In this case the residual switch currents and voltages may
be brought in line with those attained by the linear amplifier based systems.
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3.7 Tap changing and current handover between diverter legs
A tap change operation involves the commutation of the load current between the legs of the
diverter (i.e. between left and right selector switches). This is performed by suitable triggering of
the thyristors around the zero-crossings of the load current. The high level operation at current
handover is illustrated in Figs. 3.2(c)–(d). These diagrams and the original discussion in Section 3.1
assume ideal controlled source behaviour. Fig. 3.23 shows the simulated operation of the diverter
when the controlled source is a ‘non-ideal’ linear-amplifier based system operated under feedback
law A. The second-from-top plot shows the state of the high-level control signals. These signals
indicate the following high level controls:
• SL — Position of the left diverter switch (low = open, high = closed)
• SR — Position of the right diverter switch (low = open, high = closed)
• TL+ — Trigger signal for the left forward thyristor (low = no trigger, high = trigger applied)
• TL− — Trigger signal for the left reverse thyristor (low = no trigger, high = trigger applied)
• TR+ — Trigger signal for the right forward thyristor (low = no trigger, high = trigger applied)
• TR− — Trigger signal for the right reverse thyristor (low = no trigger, high = trigger applied)
• Don — Controlled source enable signal (low = deactivated, high = activated)
• DLR — Controlled source voltage measurement select (low = left, high = right)
The DLR signal chooses the voltage measurement supplied to the feedback law. In the low state
the left switch voltage is used and in the high state the right voltage is used.
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The residual switch quantities are barely visible in Fig. 3.23. Fig. 3.24 shows a close up of the
switch currents and voltages under law A, Fig. 3.25 shows the same under law B (both simulations
employ linear amplifiers). Note that the zero-crossings of the load current occur at times equal to
multiples of 10 ms. The tap change is performed as follows
1. At t = 10 ms + ∆tT : The trigger signal for TL+ goes high
2. At t = 13 ms: The controlled source is activated and the left switch current is driven towards
zero
3. At t = 20 ms−∆tT : The trigger signal for TL+ goes low in preparation for the zero-crossing
4. At t = 20 ms + ∆tT : The trigger signal for TL− goes high
5. At t = 25 ms: Midway between zero-crossings, the left switch is opened under a condition of
zero current and the system enters into voltage control mode on the left switch
6. At t = 30 ms−∆tT : The trigger signal for TL− goes low in preparation for the zero-crossing
7. At t = 30 ms: At the zero-crossing, the voltage measurement is swapped to the right switch
and the system enters into voltage control mode on the right switch
8. At t = 30 ms + ∆tT : The trigger signal for TR+ goes high
9. At t = 35 ms: Midway between zero-crossings, the right switch is closed under a condition
of zero voltage and the system enters into current control mode on the right switch
10. At t = 40 ms−∆tT : The trigger signal for TR+ goes low in preparation for the zero-crossing
11. At t = 40 ms + ∆tT : The trigger signal for TR− goes high
12. At t = 47 ms: The controlled source is deactivated and the right switch current becomes
equal to the load current
13. At t = 50 ms−∆tT : The trigger signal for TR− goes low
The time delay ∆tT is chosen to avoid the possibility of simultaneous conduction of the outgoing
and incoming thyristors (see Section 3.1.1 and Appendix B). For the results presented here ∆tT =
100µs.
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Figure 3.23: Tap change operation under law A.
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Figure 3.24: Tap change operation under law A showing residual switch currents and voltages.
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Figure 3.25: Tap change operation under law B showing residual switch currents and voltages.
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3.8 Future work
An important aspect of the new hybrid diverter presented in this chapter has not been addressed:
A detailed investigation of the ability of the new hybrid OLTC design to withstand overload
conditions caused by network faults was not presented. This section contains a brief analysis of
the important factors influencing the diverter design and suggests some possible future research
directions.
3.8.1 Hybrid diverter robustness under fault conditions
Two general types of overload conditions may be identified: Over-current conditions, where the
load current experienced by the OLTC diverter exceeds the nominal current rating, and over-
voltage conditions where the inter-tap voltage exceeds the nominal rating. Over current events
are typically a result of line-line or line-earth short circuits [8, pp. 273-275] whereas over-voltage
events are typically the results of circuit interruption or lightening strikes [8, pp. 383-384]. Of the
two, over-current events are considered to present the greatest threat to the semiconductor devices
internal to the hybrid OLTC, as discussed below.
3.8.1.1 Over voltage conditions
Over voltage conditions caused by switching transients or lightening strikes are thought to be
relatively easy to mitigate, especially at the distribution level where nominal inter-tap voltages are
in the region of only 100 − 200 V. The maximum inter-tap voltage that the new hybrid diverter
circuit may withstand is determined by the maximum blocking voltage of the leg thyristors. Single
devices with ratings of over 2000 V are commonly available (e.g. [70]). Thus, over-voltage tolerance
of 10 p.u. may be readily achieved in distribution-level applications. Should a greater inter-tap
withstand voltage be required, multiple thyristor devices could be used in series, although voltage
sharing circuits must then be incorporated into the circuit. Series connected thyristors would
require a correspondingly greater maximum controlled source voltage in order to overcome the
combined junction forward voltages, implying a larger and more costly diverter circuit and greater
diverter power dissipation during tap change operations. Even in a system employing multiple
series connected thyristors to obtain very high inter-tap withstand voltages, the total energy loss
within the diverter circuit would remain very small in comparison to the rated power of the OLTC.
Further investigation is required to ascertain the effect of the snubber components when ex-
posed to over voltage conditions. It is expected that rate-of-rise-of-voltage as well as the absolute
peak voltage will play a role in determining the stresses on both the leg thyristor pairs and their
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associated snubbers. The inter-tap voltage waveforms experienced by the new hybrid diverter
circuit will be influenced by the installation location, size and tap arrangement of the LFT it is
attached to. Therefore, further work might include a review of these parameters with a view to
determining some characteristic over-voltage waveforms allowing specific tailoring of the diverter
circuit to different application environments.
3.8.1.2 Over current conditions
The new design is inherently robust to fault currents that occur during steady-state operation
because the load current in this case is carried only by the mechanical diverter switches, which
have an inherent tolerance to short term overload due to their relatively large thermal mass. The
system spends the majority of its time in steady-state operation. This compares favourably with
competing active-series type designs where one or more semiconductor devices must always carry
some fraction of the load current and thus are always exposed to fault conditions.
The new design is, however, vulnerable to fault conditions that occur during a tap change
operation. Whilst performing a tap change, the leg thyristor and controlled source MOSFET
semiconductor devices carry the entire load current and thus would also carry the overload current
should a network fault occur during this time. In general, semiconductor devices may be expected
to possess greater sensitivity to overload currents than mechanical switches due to their lower
thermal mass and complex internal structure. The probability of a particular tap change operation
coinciding with a fault current is very small, especially as the duration of a tap change may be in
the region of one half-cycle of the mains waveform when using a fast diverter switch (such as that
described in Chapter 5). However, due to the high number of lifetime operations targeted by the
new design, the probability of experiencing at least one fault over a forty year span remains high
enough to warrant the further investigation of the over-current behaviour of the system.
Future work may include an investigation of the distribution and frequency of faults in typical
application environments with a view to determining the probability that any particular tap change
would coincide with a fault and thus the expected number of lifetime faults that an average hybrid
diverter may be required to withstand.
3.8.1.3 Use of a fast diverter switch to limit fault current exposure
If an overload current were to be detected during a tap change operation it is envisaged that
the diverter switch would be closed as rapidly as possible in order to divert current out of the
semiconductor path, limiting the time for which the semiconductor devices are exposed to fault
current. If the system is at an early stage in the tap change operation, the high level control system
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would abort the tap change and return to operation on the original diverter leg. Conversely, if
the fault occurs late in the tap change sequence, it will be determined that closing the incoming
diverter switch would be the fastest option and the tap change will be completed. In both cases
the speed of the diverter switch is of critical importance and directly dictates the semiconductor
fault ratings. The simulation results presented in Chapter 5 suggest that a fast diverter switch
may provide end-to-end traversal times of under 10 ms.
Future work on the diverter switch should include an investigation of the maximum fault-to-
closure time expected given various design parameters such as available actuation force and contact
mass.
3.8.1.4 Shutdown of the controlled source and loss of zero-current zero-voltage switch
conditions
In order to limit the stresses placed upon the controlled source active devices (likely MOSFETs),
it is expected that the controlled source would effectively be shutdown upon detection of a fault
condition. In the case of a linear-type controlled source, the output voltage would be set to zero.
In the case of a switch-mode controlled source, all devices would be placed in the off state. In both
cases conduction would occur through the device anti-parallel diodes until the load current fully
diverts into the mechanical switch.
Without the controlled source in operation it is not possible to maintain zero-voltage conditions
across the closing diverter switch and therefore the diverter switch must close with a potential
across its contacts, leading to arcing if the moving contact bounces. Depending on the severity
of the arcing and the expected number of lifetime over-current events, this fact may require the
diverter contacts to be designed so that they retain some resistance to arc damage, specifically
for tolerance of rare fault events that occur during a tap change. Note that the diverter switches
would only be required to close under load, never to open; the level of damage sustained from
arcing at contact closure is typically much less than that sustained by opening a contact under
load. This observation, coupled with the fact that this damage would only be sustained in the
rare instance of a network fault occurring during a tap change and not at every operation (as for
the classic OLTC), it is suggested that the diverter switches may still be made very compact. It is
suggested that further experimental work could focus on investigating the degree of contact wear
caused by these infrequent but potentially quite violent fault current events.
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3.8.1.5 Overload current ratings of thyristor and MOSFET devices
Thyristor devices typically possess high I2t ratings due to their relatively simple device structure
and large device area. Typically thyristor specifications include a ‘surge current’ rating (ISTM )
given for a half sine waveform lasting 8.3 ms or20 10 ms. This type of waveform is comparable
to that expected under a worst case fault occurring during a tap change operation. Typically,
ISTM lies in the range of twenty to thirty times that of ITAVM , the average half sinusoidal current
rating (e.g. [70]). Thus a thyristor device may be expected to easily withstand a single 10 p.u half-
cycle fault current waveform. Thyristor ISTM ratings are dependent on the junction temperature
immediately prior to the application of the fault with higher junction temperatures reducing the
ISTM value significantly. However, due to very low duty cycle requirements of the new hybrid
diverter circuit, it may be expected that the thyristor junction temperature will not rise greatly
above ambient during normal operation and thus the use of near-maximum ISTM values may be
appropriate.
MOSFET devices typically possess smaller relative I2t ratings than thyristors. Pulse currents
(IDM ) in the region of three to four times the continuous drain current (ID) rating for a 10 ms
pulse duration are typical for low voltage devices (e.g. [71]). Thus to obtain a 10 p.u fault current
capability the devices may need to be overrated by a factor of three or four when judged by
their continuous current rating alone. MOSFET device die may be paralleled to obtain very high
forward current ratings although care must be taken to ensure proper current sharing between
devices. Given the relatively low cost of MOSFET devices it is suggested that the ‘overrating’ of
the controlled source active elements may be achieved without a large fractional increase in total
system cost.
An alternative possibility is to use a form of ‘crowbar’ protection circuit to lessen the time over
which the controlled source must carry an overload current. The circuit may take the form of an
anti-parallel thyristor pair connected in parallel with the controlled source amplifier. On detection
of a fault current, the forward biased protection thyristor would be triggered into conduction and
the controlled source output voltage set such that current would rapidly divert into the alternate
path thereby formed. In this way, the time over which the MOSFET devices must conduct an
overload current would be greatly reduced, potentially to less than 100µs where typical MOSFET
IDM ratings may be in the region of five or six times ID (e.g. [71])
21. In normal operation, the
crowbar circuit need only be capable of blocking the maximum controlled source output, thus lower
20corresponding to line frequencies of 60 Hz and 50 Hz.
21care must be taken to ensure that the rate of rise of current in the protection thyristor does not exceed the
device ratings which typically lie in the region of 100 A/µs for appropriately sized devices (e.g. [70]).
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voltage thyristors would be perfectly adequate. However, given the low price of MOSFET type
devices it is suggested that it may be preferable to simply up-rate the controlled source MOSFETs
rather than employ significantly more expensive thyristor devices in a crowbar circuit.
In a similar manner to the over-voltage events considered above, future work regarding the over-
current waveforms expected during operation would allow better determination of semiconductor
device specifications. Additionally, a detailed investigation of the behaviour of semiconductor
devices exposed to very infrequent but severe over-current events would be useful. Particularly, it
is thought possible that semiconductor lifetime may be severely degraded by even a single high-
stress event. In this case, much greater device up-rating than suggested here may be required to
enable lifetimes in the region of 40 years to be achieved.
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3.9 Summary
The diverter system presented in this chapter is capable of creating near-zero-current and near-
zero-voltage conditions in both diverter switches using simple electrical measurements of the switch
voltages and the load current. The diverter system is shunt connected with the load current path
and is therefore not exposed to fault currents and does not contribute to steady-state power
dissipation when inactive, both of which are attractive features of the new design. This is in
contrast to other semiconductor-assisted OLTC designs where one or more electrical components
are placed in series with the normal load current path. The feedback laws are implemented such
that no external input is required to signify the transition between open and closed switch states.
Simulation results were presented verifying the expected operation of the new design. Finally, a
broad overview of the fault tolerance capability of the new diverter design was presented as a basis
for possible future work in this area.
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Chapter 4
Experimental results
The purpose of the diverter system detailed in the previous chapter is to produce extremely low-
wear mechanical switching operations. This chapter presents experimental evidence that the pro-
posed active-shunt diverter system may indeed be used to dramatically reduce contact wear during
normal operation when compared to other forms of switch operation. All test results presented
here were generated using a single-phase arrangement. As all phases in a multiphase system will
possess similar voltage and current characteristics, the contact wear results may be expected to
remain valid for multi-phase systems. However, it should be noted that it may be favourable
for cost and complexity reasons to combine all mechanical switching apparatus for every diverter
phase into a single mechanical system (see Chapter 5).
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4.1 Diverter hardware
The diverter circuit was designed for operation at a nominal load current of 70 A (RMS) and an
inter-tap voltage of up to 250 V (RMS). This rating roughly corresponds to that required for use
on a 1.3 MVA, 11 kV distribution transformer with 2 % taps.
The diverter subcircuit was constructed on a four layer 3 oz/ft2 copper-clad board. Critical
component values are given in Table 4.1. The controlled source DC bus voltage, VDC , was main-
tained at approximately 7 V. The use of high-value double-layer electrolytic capacitors (also known
as super-capacitors) for CDC , mounted physically close to the rest of the circuit, allowed the high
instantaneous current demand of the controlled source to be satisfied. A relatively low-power sup-
ply was used to ‘top up’ CDC between tap change operations. See Appendix E for the schematics
and PCB layouts of the diverter power circuit.
The switches SL and SR used throughout the testing were low-cost automotive relays rated at
70 A [72]. The contact material is AgNi0.15 alloy which is a typical choice for high current contacts
providing both good corrosion resistance and low electrical resistance in the on-state. As no arc is
formed during switch operation it is not necessary to employ a large contact gap in the off-state in
order to ensure reliable arc extinction. No problems with dielectric breakdown were observed with
these switches (gap length of 0.8 mm) up to inter-tap voltages of 250 V. Small gap lengths have the
advantage of rapid operation because of the shorter distance over which the contacts must travel.
The automotive relays used here demonstrated closing times of about 7 ms and opening times of
about 9 ms, although device to device variation of about 2 ms in both opening and closing times
was observed.
It should be made clear that no claim is made regarding the suitability of automotive relays
for distribution level OLTC application. For example, the gap length is certainly too small to
provide a suitable breakdown voltage safety margin. This particular device was selected in order
to allow the use of a standardised set of low-cost, commonly available contacts across all the tests
presented in later sections. The load current magnitude used in the majority of the tests was equal
to the maximum current rating of these devices and hence the capabilities of the contacts may be
considered to be fully utilised.
The thyristors TL+, TL−, TR+ and TR− were standard through-hole devices; their key ratings
are given in Table 4.1. Although the forward current rating of 55 A appears low given the target
current of 70 A, the thyristors are only expected to conduct for a short period of time during the
tap change operation and so the devices remained within the safe operating area (SOA) (even if
operated continuously, each individual thyristor will conduct for only half the load current cycle).
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Table 4.1: Prototype diverter and test environment component values and ratings.
Quantity Value Unit
Line quantities
I0 100 A
V0 150 V
ω0 100pi rad/s
Source components
LD 28 µH
RLD 22 mΩ
CD 55 µF
RD 1 Ω
VDC 7 V
CDC 300 F
Snubber components
RNL = RNR 22 Ω
CNL = CNR 2.2 µF
Source MOSFETs
VDS(max) 100 V
RDS(on) 45 mΩ
ID(max) 120 A
fsw 200 kHz
Source thyristors
VRRM 1600 V
VTM(max) 1.85 V
IRMS 55 A
Diverter switches
Rated current 70 ADC
Gap length 0.8 mm
Contact material AgNi0.15 −
Opening time 9 ms
Closing time 7 ms
Inverters
LT 3.22 mH
CT 142 µF
DC link voltage VLK 450 V
For efficiency reasons, a switch-mode controlled source design was selected with a target switching
frequency of approximately 200 kHz. This relatively high switching frequency was chosen in order
to limit the magnitude of the ripple current and allow a small value for the inductor LD. The
selected MOSFET devices M1−4 are through-hole automotive devices, their key ratings are given
in Table 4.1.
4.1.1 Inductor design
The inductor LD was custom wound on an N27 ferrite core [73] with a total gap length of about
2.5 mm using a total of 32 turns. The inductor design was performed to minimise physical size in
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an attempt to demonstrate that the volume consumed by the diverter circuit may be made small
(the inductor magnetic volume is about 31 cm3). Due to the intermittent operating characteristics
and the fact that the inductor current is dominated by a line frequency component, both the
inductor copper and core losses are small, i.e. there will be negligible skin-effect resistance increase
in the windings and minimal losses in the core. Thus the inductor design will tend to be dictated
by the saturation flux density of the core material rather than by power dissipation limits.
4.1.2 Hysteresis controller
A hysteresis type inner current control loop was initially selected due to the expected robustness
and simplicity of the design (see Section 3.6.2 for details of the hysteresis controller). Common off-
the-shelf closed-loop hall-effect current sensors proved to have inadequate bandwidth for use at the
target switching frequency of1 200 kHz. An alternative resistive current sensing method also proved
to be unreliable given the low resistance required at the relatively high load current2. Appendix E
include the analogue circuitry and gate drive arrangement for the unsuccessful hysteresis controller
design. These sub-circuits were disabled and the power section reused for the alternative controller
design discussed below.
4.1.3 Linear PWM controller
In order to reduce the bandwidth requirement of the current sensor, a linear PWM loop of the
type discussed in Section 3.6.1 was implemented. Due to the superior residual voltage performance
provided in the open switch state, a control law similar to type A was selected (i.e. an inner current
control loop with an outer, low bandwidth, voltage control loop generating an additional current
demand). Good performance (in line with design expectations) was observed under ideal bench-top
conditions.
1many hall-effect current sensors advertise a −3 dB bandwidth of 150 − 200 kHz, unfortunately this appears to
be achieved using a high pass compensating filter such that the phase response is not of the expected low pass type
analysed in Section 3.6.2.
2for a peak dissipation limit of 10 W a sense resistor of P/I2 = 1 mΩ is required given a load current of 100 A
peak.
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Figure 4.1: High level circuit diagram of the test environment showing the interconnection of a
bridge rectifier, two full-bridge inverters and the device under test(DUT).
4.2 Hybrid diverter inverter-based test environment
The diverter test environment consisted of a pair of three-phase inverters connected in parallel
as shown in Fig. 4.1. Two inverters were required in order to generate the desired load current
magnitude. The combined system was capable of generating a peak load current of 100 A and a
peak inter-tap voltage of 400 V.
Independent control of IAC and VIT as well as current sharing between the inverters was
provided by a controller implemented digitally on an embedded realtime computer. Arbitrary
waveform generation is technically possible using this system, although for the tests detailed in
the following sections only sinusoids at 50 Hz were used. The inclusion of a relatively large circuit
inductance and capacitance as well as a high switching frequency (LT = 3.23 mH, CT = 142µF,
fsw = 20 kHz) ensured that the ripple current ∆IAC was limited to about 1.5 A and that the ripple
voltage ∆VIT was negligible.
The test environment control objectives are straightforward and may be summarised as follows
• Maintain a sinusoidal load current IAC = I0 sinω0t
• Maintain a sinusoidal inter-tap voltage phase-shifted relative to the load current VIT =
V0 sin(ω0t+ θ)
• Allow the load current to be transferred between the left and right diverter legs with minimal
disturbance to either IAC or VIT
The inverter control loop design is non-standard in the sense that it must cope with a plant
discontinuity at the transfer zero-crossing: The diverter circuit presents very different terminal
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properties in the left- and right-leg states. Appendix F details the design and performance of the
feedback laws used to provide the desired behaviour.
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4.3 Diverter circuit operation in the test environment
Oscilloscope waveforms associated with the operation of the hybrid diverter in the test environment
described above are shown in Fig. 4.2 and Fig. 4.3. Fig. 4.2 shows the diverter terminal quantities
during a tap down from right to left at the load current zero-crossing. The inter-tap voltage is
phase shifted by approximately 60◦ from the load current, representing a power factor of 0.5. This
value was chosen for the tests because lower power factors place greater stress upon the diverter
subcircuit (using a power factor away from unity, either leading or lagging, results in a substantial
voltage applied across the thyristor pairs at the handover zero-crossing of the current). Issues
with thyristor re-triggering due to high rate-of-change of reverse voltage will therefore be most
prominent at low power factors. Re-triggering is a potentially catastrophic event as an inter-
tap short circuit would be formed, destroying the thyristors. Appropriate choice of the snubber
components ensures that re-triggering does not take place (see Appendix B).
The tap change is performed in under three half-cycles of the mains waveform (30 ms). Fig. 4.3
shows the switch currents during a left to right tap change. The switch currents are brought near-
zero during the period over which the switches are operated (the left switch is first opened and the
right switch is subsequently closed). The switch currents are not exactly zero, this residual switch
current is the result of several contributing factors, these are listed below along with an indication
of the magnitude of the expected current contribution
• The controlled source feedback law errors (< 1 A).
• The controlled source switch-mode ripple current (≈ 1 A).
• The inverter ripple current (≈ 2 A).
The feedback law error and source switch-mode ripple currents are discussed in Sections 3.3
and 3.6.1 respectively. However, the dominant component is the inverter ripple current. This
current is not rejected by the controlled source as the ripple frequency is well beyond the limited
bandwidth of the controlled source feedback law. Fig. 4.4 shows a closeup of the left and right
switch currents. The sequence of events depicted in Fig. 4.4 is as follows:
1. t = 22 ms — The forward-biased left leg thyristor is triggered and the controlled source is
activated. The left switch current is reduced to near-zero apart from a residual current as
detailed above. The left switch is triggered to open.
2. t = 31 ms — After an opening delay of about 9 ms the left switch contacts separate. The left
switch current becomes exactly zero and the load current is supported only by the controlled
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Figure 4.2: Hybrid diverter terminal currents and inter-tap voltage during a right to left tap
change. Itrig is the thyristor triggering current applied at the zero-crossing of the load current.
source.
3. t ≈ 40 ms — The right switch is triggered to close.
4. t = 51 ms — After a closing delay of about 11 ms the right switch contacts meet. A residual
current as detailed above flows in the right switch.
5. t = 57 ms — The controlled source is disabled and the load current diverts to flow entirely
in the right switch.
In the periods where the controlled source is active and either of the switches are closed, the high
frequency ripple-like nature of the residual switch current is clearly visible.
A post-tap increase in the inter-tap voltage magnitude is evident (compare the height of the
first positive peak with the height of the second positive peak on the VIT trace of Fig. 4.2) due to
the inverter inter-tap voltage control loop disturbance discussed in Section F.1.2. The disturbance
is visible as a magnitude change of the inter-tap voltage because the inter-tap capacitor charging
current direction is effectively reversed with respect to the load current when changing from the
left to right states (or vice versa). Thus the observed change will be twice that calculated in
Section F.1.2, or about 10 % in this case. The current loop disturbance error is too small in
magnitude to be visible in either this plot or Fig. 4.3. The inter-tap voltage disturbance caused
by the snubber charging effect of Section F.3 is of too short a duration to be clearly visible.
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Figure 4.3: Hybrid diverter load current and switch currents during a left to right tap change.
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Figure 4.4: Close up of the hybrid diverter terminal currents during a left to right tap change.
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4.4 Comparison switching schemes
The stated aim of the experimental phase is to show the functionality of the active diverter circuit
and demonstrate very low contact wear rates. However, in order to justify a claim of ‘low wear’,
the wear rate of similar contacts operated under other competing switching schemes should be
available for comparison.
It should be noted that the results presented here do not represent an exhaustive investigation
of even a small subset of contact wear phenomena. The number of variables that may reasonably
be expected to influence arc induced contact wear made such an investigation prohibitively time
consuming given the resources available, these variables will include
• Contact material
• Contact size and shape
• Average interruption current
• Peak interruption current
• Arcing time
• Dielectric gas and atmospheric impurities
• Average interruption frequency
The effect of these and other factors on arc formation, extinction and contact wear are available in
the literature, e.g. [59,60]. Due to the complex nature of arcing and contact wear, a set of results
recorded for one particular contact arrangement operating under one particular circuit configu-
ration may not be extrapolated to provide precise quantitative predictions about a substantially
different contact design.
As a result it was decided to perform a relatively limited set of tests purely to explore the
relative merits of the new active diverter scheme. For this reason, the tests encompassed only a
small number of identical contact sets (the automotive relay contacts of [72]) operated under both
the active diverter and a pair of simple circuits designed to simulate competing switching regimes.
Three switching methods other than the active diverter are now discussed. The first method
is that of an unprotected switch using natural zero-crossing arc extinction to interrupt a load
current. The second is a passive contact protection scheme operating under similar principles to
that discussed in Section 2.7.3.1. The third is the same passive scheme but modified such that the
switch is constrained to operate only near the natural load current zero-crossing.
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4.4.1 Arc energy as an indicator of switch wear
The primary aim of the new diverter scheme is to reduce electrical contact wear through the
reduction or elimination of contact arcing. The inherent assumption is that the electrical arcing
process (as opposed to mechanical abrasion, atmosphere induced chemical degradation etc.) is the
main cause of contact wear in the application area of interest (high current contacts for OLTCs).
All else being constant, the contact wear caused in a particular opening event may be expected
to be strongly determined by the current at contact separation; large currents will produce more
intense arcs and damage the contacts to a greater degree. However, the initial arc current does
not capture the length of time over which the arc may be sustained. For example, for a switch
protected by the passive diverter scheme of Section 2.7.3.1, the initial arc current is equal to that of
an ‘unprotected’ switch (i.e. a switch operated in a circuit where no alternate current path exists).
However, in the case of the protected switch, the current rapidly diverts into the parallel path and
the arc is extinguished rapidly: The arc duration will be much shorter than that experienced by
an unprotected switch.
It is proposed that the total energy dissipated in the arc will be a better indicator of arc
induced contact wear than arc current alone. It is assumed that greater arc energy will translate
into greater contact wear but that the duration of the arc is less important. For a particular
switching event, n, the arc energy for that event is defined as
En =
∫ te
to
Va(t)Ia(t) .dt . (4.1)
Va(t) is the arc voltage, i.e. the voltage across the switch contacts during the arcing process. Ia(t)
is the arc current (equal to the switch path current). to is the time at which the switch is opened
and te is the time at which the arc extinguishes. The extinction time depends on the evolution of
the arc over time which in turn is dictated by the electrical circuit of which the switch is a part.
Normally the arc may be expected to extinguish and form an open circuit when the current through
it drops to near-zero (a phenomenon known as ‘re-striking’ may cause the arc to continue after a
current zero-crossing, re-striking is typically caused by rapid dI/dt at the zero-crossing as a result
of high frequency L–C oscillations which are not present in the circuits discussed here) [74, pp.
112-117]. The circuit electrical source will play a large part in determining the current zero-crossing
(assuming it is an AC source) but also the arc voltage itself will tend to oppose the arc current
(the arc consumes energy). Thus, in general, the arc current will be a function of arc voltage. The
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total arc energy over N switching operations may calculated as
Etot =
N∑
n=1
En . (4.2)
The total arc energy experienced by a particular set of contacts is proposed as an indicator of
switch wear. The average energy dissipated by the contacts (Eav = Etot/N) may be used as an
indicator of switch wear rate.
4.4.1.1 A very simple arc model
Accurate determination of arc voltage requires a model of the arcing process coupled to an electrical
circuit model. Arcing (and therefore arc voltage) is a complex physical process and several other
factors beyond the circuit arrangement will play a strong role in determining the behaviour of the
arc. A discussion of the fundamental physical processes involved in arc formation and extinction
is available in the literature [74] [60, Ch. 8] [59, Ch. 9]. The overall effect is that the arc voltage
tends to be a highly non-linear time-varying function of many variables. Detailed arc modelling
will not be attempted here, instead a greatly simplified arc model will be used to make some
estimates regarding arc energy and therefore expected contact wear.
The simplest possible arc model is one in which the arc voltage is assumed to be constant over
the arcing period. In this case, the voltage is independent of time and the arc current. Perhaps
surprisingly, this approximation was found to be a relatively good description of observations
made during the experimental phase. The arc model can only be considered useful when making
comparisons between very similar or identical sets of contacts operated under similar conditions
(i.e. where the factors mentioned above remain approximately constant). Results generated using
the simple arc model should not be used to make predictions about the performance of other
contacts (which may be different in terms of contact size, material, gap length etc.) or the same
contacts operated under very different conditions.
4.4.2 Unprotected contacts
An unprotected switch is one that must interrupt current by the action of the arc formed upon
opening. Such a switching arrangement is found in the classic OLTC diverter as discussed in
Section 2.3. The circuit of Fig. 4.5 was used to experimentally generate the heavy contact arcing
expected between unprotected contacts at switch opening.
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Figure 4.5: Circuit containing an unprotected switch.
4.4.2.1 Arc energy
If V = V0 sin(ω0t) then the current flowing in the switch of Fig. 4.5 is governed by the differential
equation
I˙ =
1
L
(V0 sin(ω0t)− VS) . (4.3)
In the steady state with the switch closed the current is
I = Ic(t) = − V0
ω0L
cos(ω0t) . (4.4)
Assuming the constant-arc-voltage model discussed in the previous section, when the switch opens
at time to the current becomes
I = Io(t) = − 1
L
(
V0
ω0
cos(ω0t) + Va(t− to)
)
, (4.5)
where Va is the arc voltage which acts to oppose the current flow. The switch arcs until the
current crosses zero and the arc is extinguished at time te. There is no closed form solution for
the extinction time (i.e. the solution of3 Io(te) = 0). Assuming the arc extinction time is known,
the total energy dissipated in the arc is given by
Ea =
∫ te
to
VaIo(t) .dt =
VaV0
Lω20
(sin(ω0te)− sin(ω0to))− V
2
a
L
(
t2e + t
2
o
2
− tote
)
. (4.6)
The arcing time and the arc energy are functions of three variables:
ta(to, V0, Va) = te(to, V0, Va)− to Ea(to, V0, Va) . (4.7)
Normalised plots of arc time and arc energy versus the opening time to are given in Figs. 4.6(a)
and 4.6(b) respectively (V0 = 1 V, ω0 = pi rad/s and L = 1/2ω
2
0 H, L is chosen so that the peak
energy stored in the inductor is 1 J). Each line represents a different value of Va and the opening
3the solution of a transcendental equation of the from ax+ b cos(x) = 0 is required.
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time range (x-axis) covers one half-cycle of the load current. The following observations may be
made:
• Two distinct operating regions may be recognised: A low Va/V0 ratio region and a high ratio
region.
• For low Va/V0 ratios the arcing time is dictated almost entirely by the difference between the
opening time and the next zero-crossing. Thus the arc energy is greatest when the switch is
opened early in the current half-cycle.
• For high Va/V0 ratios the arcing time will be small as the current is rapidly driven to zero.
The arcing time and energy therefore approach a maximum when the switch is opened just
before the peak of the current.
• Low Va/V0 ratios give the lowest maximum energy dissipation.
• High Va/V0 ratios give the highest maximum energy dissipation.
• For all ratios, a low energy dissipation may be achieved by opening the switch just before
the zero-crossing.
An example oscilloscope trace generated using the circuit of Fig. 4.5 is given in Fig. 4.7. The
switch opens near the peak of the load current (2 ms into the recording), the switch contacts then
arc until the load current is driven to zero (about 5 ms into the recording). The arc voltage remains
relatively flat throughout the arcing time. To a first approximation the arc voltage may be relatively
well described by assuming a constant voltage of about Va = 22 V during the arcing period. The
source voltage V of the test circuit used to generate Fig. 4.7 has a magnitude V0 = 29.2 V, thus the
arc properties fall somewhere between the Va = 1 V and Va = 0.5 V lines of Fig. 4.6(a) and 4.6(b).
The arc energy may be found by solving (4.5) and using the resulting extinction time in (4.6).
The inductance value of the circuit was L = 1 mH giving ta = 3.13 ms and Ea = 3.42 J. Numerical
integration of the VSI product of Fig. 4.7 gives ta = 3.07 ms and Ea = 3.20 J, confirming that the
constant-arc-voltage model may used to obtain fairly representative arc energy figures. Similar arc
behaviour was observed for a range of switch opening times using the particular test circuit and
the arc voltage of Va = 22 V should be considered representative
4.
4for short arcing times (e.g. when the switch is opened just before a zero-crossing), the average arc voltage is
reduced to some degree due to the initially low value in the first 200− 400µs of arcing (see Fig. 4.7), however, the
total arc energy is very small in these cases as both the arcing time and the arc current are low.
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Figure 4.6: Arcing properties of an unprotected switch (normalised). to = 0.5 s and to = 1.5 s
coincide with the zero-crossings of the natural load current. to = 1 s coincides with the peak of the
natural load current.
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Figure 4.7: Oscilloscope trace showing arcing in an unprotected switch.
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Figure 4.8: Simplified representation of a passive diverter switch.
4.4.3 Passive contact protection
A passively protected contact has an alternate current path available such that the load current
flowing in the switch may divert rapidly out of the switch upon opening. One such arrangement
is given in Fig. 4.8: Prior to the switch opening the thyristors are supplied with trigger current,
however the load current does not divert into the thyristors immediately due to the greater forward
voltage of the thyristors when compared to the resistive drop of the switch. When the switch is
opened the arc voltage will act to drive the current into the thyristor path. The rate of transfer of
current is dependant on the arc voltage, the thyristor forward voltage and the circuit inductance.
Generally the circuit inductance will consist of the parasitic inductance of the wiring arrange-
ment only and thus may be made very small through careful design. As a result, current transfer
between the switch and the alternate path may be very rapid. If the transfer occurs in a time much
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shorter than the period of the load current, the load current may be approximated as remaining
constant during the transfer process.
4.4.3.1 Arc energy
Assuming the load current is sinusoidal so that I = I0 sin(ω0t), the arc current for a switch opening
time of to will be
Ia = I0 sin(ω0to)− Va − Vt
LS + LT
(t− to) . (4.8)
Assuming Va > Vt the arc extinction time is given by Ia(te) = 0
te = to +
LI0(LS + LT ) sin(ω0to)
Va − Vt . (4.9)
The total arc energy is
Ea =
∫ te
to
VaIa .dt =
VaI
2
0 (LS + LT ) sin
2(ω0to)
2(Va − Vt) . (4.10)
The arcing time is simply
ta = te − to = I0(LS + LT ) sin(ω0to)
Va − Vt . (4.11)
Fig. 4.9 shows an oscilloscope trace depicting the relevant quantities from the circuit of Fig. 4.8.
An arc voltage of approximately 12 V is evident across the switch. This corresponds with the
initial arc voltage seen in Fig. 4.7. The arc time is very short (about 4.4µs) and so the arc voltage
is not observed to rise to the ‘long duration’ arc voltage of 22 V seen for the unprotected switch5.
The thyristor voltage peaks at about 9 V and begins to decay immediately after the arc forms
and current begins to divert into the thyristor. For the following analysis the arc voltage and
thyristor voltage are taken to be constant throughout the current transfer process such that VS =
Va = 12.1 V and VT = 7.3 V. The total circuit inductance may then be estimated from the
slope of the IS curve during decay (18.4 A/µs) and the loop voltage VS − VT = 4.8 V, giving
LS + LT = 261 nH. The arcing time and arc energy may be calculated using (4.11) and (4.10)
using I0 sin(ω0t) = 81.9 A, giving ta = 4.45µs and Ea = 2.21 mJ. Numerical integration of the
product of switch voltage and switch current gives a value of 2.30 mJ, confirming that the constant
arc and thyristor voltage approximations are valid.
Occasionally the arc was observed to ‘re-strike’ once or even twice after the oscilloscope trace
5this confirms the validity of the assumption that ta  2pi/ω0 made previously.
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Figure 4.9: Oscilloscope trace showing arcing in a passive contact protection circuit.
suggested that the arc had extinguished (i.e. the switch current had fallen to zero). This was
evident by the switch current subsequently rising to a non-zero value, at which point it would
fall again and the switch current would then remain at zero indefinitely. A small re-strike lasting
less than 500 ns is seen in Fig. 4.9. The physical process leading to the re-strikes is not clearly
understood but it may be assumed that they do not cause significant extra arc energy dissipation
because they are typically short lived and correspond to small switch currents. It should be stressed
that arcing is a highly unpredictable and non-linear process and therefore an extrapolation to a
general result based on only a small set of example measurements should be treated cautiously.
However, arc behaviour was observed to follow similar patterns to that shown in Fig. 4.9 across
several sample switches working under similar circuit conditions.
4.4.4 Active contact protection under the hybrid diverter
The residual current that remains flowing in the switch during active hybrid diverter operation
will divert into the parallel current path formed by the controlled source and the conducting
thyristor pair in a manner similar to that in a passive diverter. The energy dissipated in the
switch at each operation may therefore be approximated similarly to the passively protected case
but where the current is replaced by the current at opening. It must be noted that it is unknown
whether the residual switch current under the hybrid diverter scheme genuinely produces a small
degree of arcing as no direct observation of such was made, unlike for the passive and unprotected
150
test circuits where oscilloscope measurements, as well as clearly visible flashes, demonstrated that
arcing was certainly taking place. It is possible that, due to the very low energies involved, the
parasitic capacitances inherent within the circuit may absorb a significant portion of the inductive
energy at the moment of switch operation. Therefore the following arc energy calculations serve
only as a broad indication of the arc energy dissipated under the active diverter system.
Fig. 4.10 shows the equivalent circuit of the hybrid diverter operating in the inverter test
environment. Prior to switch opening the source voltage VA acts to drive the switch current
towards zero. However, due to control loop errors and the ripple current of both the controlled
source and the inverter test environment some residual current will remains flowing in the switch.
Over the expected timescale of the current transfer process CD will appear as a short circuit (i.e.
the total charge flow will cause only a very small ∆VCD). All inductances in the circuit of Fig. 4.10
are parasitic apart from LD (the controlled source inductor) and so LD  LCD. Thus it may be
assumed that the LD branch will not serve as a diversionary current path, instead the residual
switch current will transfer into the CD branch in a similar manner as under the passive protection
scheme of the previous section.
It is assumed that the current flowing in the switch may be approximated as an offset (or bias)
current plus a triangular ripple current; this residual current form was chosen to approximate
that seen during practical circuit operation (see for example Fig. 4.4). Under the active diverter,
the switch is always opened at approximately the same point in the load current cycle, hence the
control loop error current at switch opening is identical from cycle to cycle giving the bias current
Ib, i.e. the switch opening time is strongly correlated with the load current. Conversely, the switch
opening time is assumed to be uncorrelated with the ripple current: The ripple current has a high
frequency such that the switch opening time will be randomly distributed throughout the ripple
current waveform.
The total loop inductance of the diverter circuit is given by LL = LS + LT + LCD. Due to
the longer path length of the active diverter test circuit when compared to the passive circuit,
LL ≈ 1µH. It is assumed that the arc and thyristor voltages are similar to those taken from
Fig. 4.9 produced under the passive diverter scheme6.
4.4.4.1 Arc energy
Using the above assumptions it is possible to find a closed form solution for the arc time and arc
energy under the hybrid diverter scheme. However, while the full analytic solutions are technically
6given the electrically noisy environment and the very short timescales involved it proved impossible to take
accurate measurements of the switch and thyristor voltages under the active diverter scheme.
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Figure 4.10: Simplified representation of an active-shunt diverter switch.
available, the resulting formulations are rather unwieldy. Given that a fairly broad assumption
has already been made about the behaviour of the arc and thyristor voltage (i.e. that they are
constant and identical to the passive diverter case), it is suggested that the added complexity of
the full formulations would not result in significantly more accurate predictions.
The complexity of the full formulation arises from the fact that the resistive element RD causes
the rate of current transfer to slow as the current through it increases. Clearly the resistive value
must be such that IoRD < Va − VT where Io is the current at switch opening (if this is not the
case the current can never fully transfer to the alternate path and the arc will not extinguish7).
Assuming RD is sufficiently small IoRD  Va − VT and so the effect of RD may be ignored.
A bias current plus the positive rising half of a symmetrical triangle wave of frequency fsw is
described in the range 0 ≤ t ≤ 1/4f by
I = Ib + 4∆Ifswt . (4.12)
Assuming that the triangle wave period is large compared to the arcing time, the load current
during arcing may be approximated by the current at switch opening so that Io = Ib + 4∆Ifswto.
In this case, the arc current is
Ia = Ib + 4∆Ifswto − Va − VT
LS + LT
(t− to) . (4.13)
The arcing time is given by the solution of Ia(ta) = 0, which is
ta = te − to = (Ib + 4∆Ifswto)LL
Va − VT . (4.14)
7in a practical circuit the arc will extinguish at the next natural current zero-crossing, probably as a result of the
ripple current crossing zero.
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The arcing energy is given by
Ea =
∫ te
to
VaIa .dt =
Va(Ib + 4∆Ifswto)
2LL
2(Va − VT ) . (4.15)
If fsw = 200 kHz and the opening time is chosen to maximise the arcing time (to = 1/4fsw) the
above equations give ta ≈ 830 ns. The arcing time in the worst case is therefore about six times
shorter than the triangle wave period, confirming that the earlier assumption of constant load
current is approximately valid. The maximum voltage drop across RD is RD(Ib + ∆I) = 4 V,
which is about half the thyristor forward voltage and the equality Va > VT + IoRD is satisfied.
The worst case arc energy under these conditions is 20.2µJ.
4.4.5 Random switch operation and average arc energy
Four distinct contact wear tests were carried out
1. Random operation of unprotected contacts with a sinusoidal load current
2. Random operation of passively protected contacts with a sinusoidal load current
3. Random operation of passively protected contacts near the natural load current zero-crossing
(sinusoidal load current)
4. Contacts operated under the hybrid diverter system with a sinusoidal load current
The term ‘random operation’ is now defined. For tests (1) and (2) above a new switch was inserted
into the appropriate circuit and operated N times. The opening time of the nth operation was
given by
to(n) =
Spi
ω0
n+ tr(n) . (4.16)
Where S is a positive integer and tr(n) is a random number generated for every n and uniformly
distributed in the range [−pi/ω0, pi/ω0]. Thus the average number of half-cycles between switching
operations is given by S but the actual switching instances are randomly distributed over a cycle
of the mains waveform.
Random switching was used to avoid synchronism with the load current waveform. The range
of tr(n) ensures that any particular switching event has an equal probability of occurring at any
point in either a positive or negative half-cycle of the load current waveform. S was chosen large
(e.g. S > 10) so that steady state conditions may be assumed for the next switch operation (i.e.
the DC component of the circuit inductor current caused by the previous switch closure may be
assumed to have decayed).
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For test (3) the opening time is constrained to always occur near the zero-crossing but also
in a uniform random manner. In this case, tr(n) of (4.16) falls within [−mpi/ω0, mpi/ω0] where
0 < m < 1. Note that in this case, S should be constrained to be an odd integer so that the
switching operations do not always occur at a zero-crossing of the same direction. For very small
m the location of the switching instance with respect to the zero-crossing will become dependent
on the natural variation of the switch opening time. Whereas the inherent opening delay (i.e. the
time between removing the relay coil voltage and contact closure) was observed to be about 9 ms,
the variation from one switching instance to another was small (typically less than 100µs). The
choice of m = 0.05 was chosen to cause a random spread of switching instances of 1 ms centred
about the zero-crossing: This time range is much greater than the observed switch opening time
variation8.
For test (4), the residual switch current at opening depends on the bias and ripple currents as
discussed in Section 4.4.4. The opening time is assumed to be uncorrelated with the ripple current
and therefore similar uniform distribution principles as for first three tests may be applied but
over a shorter time span.
Note that it is assumed that any increase in wear rate due to arcing at switch closure is
small. This is justified by observations of switch voltage and current during contact closure. The
switch voltage very rapidly transitions from the open state voltage to zero whilst the load current
remains small (as may be expected due to the series-inductive nature of all of the test circuits).
The transition time is in the order of 1µs. The absence of any visible flashes at contact closure
further suggests that significant closure arcing does not take place under the circuits considered
here9.
Using the random opening time function (4.16) an average arc energy as introduced in Sec-
tion 4.4.1 may be calculated for each of the four wear tests. These are given in the following
sections.
4.4.5.1 Unprotected contact
For the unprotected switch of Fig. 4.5, the arc energy averaged over a large number of random
operations may be calculated by
Eav =
ω0
pi
∫ 3pi/2ω0
pi/2ω0
Ea (to, te(to)) .dto , (4.17)
8due to the device-to-device variation in opening times, the time advance required between the removal of coil
voltage and the next current zero-crossing was recalibrated for each test run incorporating a new switch.
9capacitive loads can produce large ‘inrush’ currents and may produce significant arcing at contact closure but
all circuits considered here are inductive in nature.
154
where Ea is given by (4.6). As there is no closed form solution for te, the average arc energy
must be found numerically. For the values given above and I0 = 100 A, the average arc energy is
Eav = 2.12 J.
4.4.5.2 Passively protected contact
For the passively protected switch of Fig. 4.8, the arc energy averaged over a large number of
random operations may be calculated by
Eav =
ω0
2pi
∫ pi/ω0
−pi/ω0
Ea(to) .dto =
I20Va(LS + LT )
4(Va − VT ) , (4.18)
where Ea is given by (4.10). For I0 = 100 A the average energy arc energy is Eav = 1.61 mJ.
4.4.5.3 Zero-crossing switched passively protected contact
For the passively protected switch of Fig. 4.8 constrained to switch only around the zero-crossing,
the arc energy averaged over a large number of random operations may be calculated by
Eav =
ω0
2mpi
∫ mpi/ω0
−mpi/ω0
Ea(to) .dto =
I20Va(LS + LT )
4(Va − VT )
(
1− sin(2pim)
2mpi
)
, (4.19)
where Ea is given by (4.10). For m = 0.05 and I0 = 100 A the average arc energy is
10 Eav = 26.4µJ.
4.4.5.4 Hybrid diverter contact
For the hybrid diverter switch of Fig. 4.10, the arc energy averaged over a large number of random
operations may be calculated by
Eav = 4f
∫ 1/4f
0
Ea(to) .dto =
Va(3I
2
b + ∆I
2)LL
6(Va − VT ) , (4.20)
where Ea is given by (4.15). Measurements such as that shown in Fig. 4.4 give approximate values
of Ib = 1 A and ∆I = 3 A. In this case, and using the values given previously, Eav = 5.04µJ.
10interestingly, the maximum arc energy is not found when m = 1 but at m ≈ 0.715 where the arc energy is
approximately 1.22 times greater than for m = 1.
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4.5 Visual comparison of contact wear under different operating
regimes
Appendix G contains photographs of both the stationary and moving contacts of the switch for
every test run conducted, some notes and observations are also included. Representative results for
each test type are duplicated in Fig. 4.11. In all tests, the contacts were operated until clear signs
of wear were produced, thus the number of operations performed under each circuit is different.
4.5.1 Unused Contacts
Fig. 4.11(a) shows an unused ‘fresh’ contact that was not used to perform any mechanical or
electrical operations. The small spot visible in the centre of the contact in the front view may be
a result of electrical or mechanical tests performed by the manufacturer. The dome-like nature
of the contact is clearly visible in the side view (the contrast of this image has been increased to
make the contact edge clearer).
4.5.2 Mechanically operated contacts
Fig. 4.11(b) shows a contact that has performed over 65 million operations with no electrical load.
The number of operations is well beyond the stated mechanical lifetime given by the manufacturer
(10 million [72]). Some mechanical wear is evident in the front view although the degree of wear
is very small. The side view shows a slight flattening of the domed surface and possibly some
evidence of metal particles adhering to the contact surface (bright spotted areas). Two processes
may be theorised to contribute to the mechanical wear seen in these images: Firstly, a malleable
or ductile metal may slowly deform under the repeated impact of operation. Secondly, a chipping
or abrasion process may cause small quantities of material to break away from the surface either
at every operation or periodically.
4.5.3 Randomly switched unprotected contacts
Fig. 4.11(c) shows a contact that was operated randomly (as defined in Section 4.4.5), 2500 times
under a sinusoidal load current of 100 A peak. Considerable contact damage and material loss is
clearly visible in both front and side views. Significant heating is evident in the distortion and
discoloration of the contact area, particularly noticeable in the side view. The contact depicted
here was operated three times per second, resulting in a high average arc power of over 6 W.
Given the small contact volume and limited area available for heat dissipation it may be assumed
that the temperature of the contacts and surrounding volume may have reached a temperature
156
(a) An unused contact (b) A contact after 6.55 × 107 mechanical operations
(zero load current)
(c) An unprotected contact after 2500 operations at
a load current of 100 A
(d) A passively protected contact after 1.87×105 ran-
dom distributed operations at a load current of 100 A
(e) A passively protected contact after 5.17×106 opera-
tions near the current zero-crossing at a load current of
100 A
(f) A contact used under the hybrid diverter (active
protection) scheme after 2.56 × 107 operations at a
load current of 100 A
Figure 4.11: Front and side photographs of sample contacts operated under different conditions
(contact diameter is 3.60 mm).
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Figure 4.12: Material deposited on the inside of the plastic switch cover used under the passive test
circuit after 1.58×106 operations. This area of the cover is directly adjacent to the switch contacts
and demonstrates the heaviest deposit. The picture shows an area approximately 3×3 mm in size.
approaching the melting point of the contact material: Indeed, some evidence of outright melting
of the contact is visible in the upper right corner of the frontal view. The discolouration of the
contact surface further suggests high temperatures were reached at which oxidisation occurred
rapidly. It should be noted that despite the significant damage evident in the photographs, the
switch was still functioning after the test run was completed.
4.5.4 Randomly switched passive circuit contacts
Fig. 4.11(d) shows a contact that was operated randomly (as defined in Section 4.4.5) over 180,000
times under a sinusoidal load current of 100 A peak. Material loss is clearly evident in both the
front and side views. The contact surface has become flattened and the contact doming has been
almost entirely lost. The switch was still functioning at the end of the test run11.
A dramatically reduced wear rate is evident when compared to the unprotected contact oper-
ating under identical circuit conditions. Far less contact damage and material loss has occurred,
despite the fact that the passively protected contact has performed 75 times as many switching
operations at an increased rate of approximately 10 per second. There is no evidence of excessive
contact heating. However, it is interesting to observe that material loss does still occur, albeit
at a much reduced rate. The exact loss mechanism is unknown but it is theorised that at each
operation the low energy arc that is formed vaporises a small amount of material which is then
deposited elsewhere (i.e. not back on the contact) leading to a gradual loss of contact material
after many operations. This idea is supported by the observation of material deposits on the inside
11Fig. G.10 of Appendix G shows a passively protected contact that failed open-circuit after over 1.5 million
operations due to contact material loss.
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of the switch housing after many operations, as shown in Fig. 4.12.
4.5.5 Zero-crossing switched passive circuit contacts
Fig. 4.11(e) shows a contact that was operated randomly near the zero-crossing (as defined in
Section 4.4.5, m = 0.05) over 5 million times under a sinusoidal load current of 100 A peak.
The contact surface exhibits similar patterning to that of the non zero-crossing switched circuit;
an uneven, pitted but relatively clean surface. Material loss is not clearly evident, but material
redistribution and/or material transfer is, especially in the side view where a large pip formation
is visible. A corresponding crater formation is present on the opposing contact (see Fig. G.11).
Pip-and-crater formation is a commonly observed phenomenon in contacts of this type operating
at relatively low currents [59, pp. 304-306, Fig. 56.02] [75]. There is some evidence of high contact
temperature in the presence of the discoloured ring around the pip formation indicating oxidisation
of the surface material. The switch was still functioning at the end of the test run.
The zero-crossing switched contact of Fig. 4.11(e) has performed over 25 times as many oper-
ations than the randomly switched contact of Fig. 4.11(d). The resulting levels of wear may be
considered to be broadly similar in the sense that comparable area and volume of contact material
has been affected, however the type of wear is significantly different.
4.5.6 Hybrid diverter (actively protected) contacts
Fig. 4.11(f) shows a contact that was operated under the hybrid diverter and inverter test system
discussed in previous sections. The switch was operated over 25 million times with a diverter load
current of 100 A peak and an inter-tap voltage of 200 V peak. Pip-and-crater formation is visible
although the height of the pip and the area affected are smaller than that of the zero-crossing
switched passively protected contact, a similar but narrower band of oxidative discolouring is also
present around the pip. The pip formation is uneven, one side of which is quite steep. Very fine
surface pitting is evident, especially in the side view. The corresponding crater formation in the
opposing contact has correspondingly small area and steep sides (see Fig. G.12). The contact
doming is not greatly affected.
The hybrid diverter contacts show significantly less wear even after performing about five times
the number of operations when compared to the zero-crossing switched passive diverter contacts
of Fig. 4.11(e). The limiting factor when considering a very high number of operations is the
length of time required to complete a test on a single set of contacts. The inverter test system and
diverter was upgraded in order to perform over 12 tap changes per second continuously, however
159
Table 4.2: Average and total arc energies for all circuits.
Test type Avg. arc energy Operations Total arc energy
Unprotected, randomly switched 2.12 J 2500 5.30 kJ
Passively protected, randomly switched 1.61 mJ 187,822 302 J
Passively protected, zero-crossing switched 26.4µJ 5,170,096 136 J
Hybrid diverter (active protection) 5.04µJ 25,562,754 129 J
the 25 million operations of Fig. 4.11(f) took almost one month to complete.
It is evident that very little material loss has occurred and that pip-and-crater formation is slow,
suggesting that the potential lifetime number of operations for a contact used under the hybrid
diverter could be exceptionally high, perhaps greater than one hundred million. It is possible that
other mechanical issues would become apparent before contact erosion caused switch failure. The
manufacturer states a mechanical (no load) life of greater than 10 million operations [72] raising
the possibility that a failure due to fatigue of the return spring or abrasion of the working surfaces
may be the determining factor in switch life should the test length be extended significantly.
4.5.7 Correlation between contact wear and average arc energy
The calculated arc energies are summarised in Table 4.2. The average arc energies span almost six
orders of magnitude (while the number of operations span four) and so it may be expected that
the underlying mechanisms that contribute to contact wear will differ greatly across the test types.
For the latter three tests, the total arc energies are broadly comparable. As discussed previously,
the results presented here are not intended as a thorough investigation of arc induced wear, but
merely a demonstration of the effectiveness of the proposed active diverter scheme. However, it
may be broadly stated that contact wear is strongly correlated with total arc energy. The total
arc energy of the latter two tests are similar but the visual wear results are quite different, with
the active diverter contacts showing substantially less wear.
The type of wear observed is highly dependent on average arc energy. Very high arc energies
clearly cause great contact wear as evidenced by the unprotected contact of Fig. 4.11(c): The
switch contacts are rapidly damaged when subject to the heavy arcing in the unprotected circuit.
Very low energies cause an entirely different form of contact wear: The pip-and-crater formation
of Figs. 4.11(e) and 4.11(f). Intermediate arc energies produce yet another type of contact wear:
The erosion process of 4.11(d).
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4.5.7.1 Contact wear operating regimes
It is helpful to define three broad operating regimes of which the example contacts presented here
may represent:
• The over-stressed regime, demonstrated by the unprotected contact of Fig. 4.11(c), where
the applied electrical and thermal load is too high and the material loss rate too rapid to
offer reliable long term service.
• The slow erosion regime, where small quantities of the contact material are lost at each
operation, as shown in Fig. 4.11(d). A contact operating in this regime may offer fairly long
contact life but will eventually fail due to complete erosion of the contacts.
• The negligible wear regime, where very little contact material loss is seen even after a very
large number of operations have been performed. Such a contact will continue to operate
until it fails for other reasons, such as a more general mechanical failure. The hybrid diverter
contact of Fig. 4.11(f) demonstrates very low wear, although it may be argued that it is not
‘negligible’ in the sense that the pip-and-crater formation is fairly prominent.
The contact of Fig. 4.11(e) may be placed near the boundary between slow erosion and negligible
wear regimes: Although the number of operations performed is high, the resulting pip and crater
formation is quite severe and it is improbable a large increase in the number of operations could
be achieved before contact failure.
Although various differing wear patterns were observed during the experimental phase it is felt
that the above categories are the only reasonable way into which to group the contacts without
introducing too great a degree of personal judgement. Without greater experimental evidence to
support it, finer-grained categorisation of wear phenomena for contacts exposed to widely differing
arc energies beyond that already made is not justifiable.
4.5.7.2 Comparison of passively protected zero-crossing switched and actively pro-
tected contacts
The zero-crossing switched passively protected contacts and the hybrid diverter contacts have sim-
ilar arc energies and so a direct comparison is more appropriate than for other circuit types. The
type of wear demonstrated is similar (pip-and-crater formation) and the number of operations is of
the same order of magnitude, but the final appearance after many operations is significantly differ-
ent: The hybrid diverter contact is much ‘cleaner’ in appearance (see also Fig. G.4(b) and G.6(c)
for contacts having performed a more similar number of operations). The difference in appearance
161
may be purely due to the lower (by a factor of five) average arc energy under the active diverter
system but there are other substantial circuit-induced factors that may contribute to the observed
differences:
1. The active diverter circuit has different characteristics at contact closure when compared to
the passive protection scheme: Whilst both circuits appear inductive in nature, the large
inductor employed in the active circuit is likely to have significant interwinding capacitance
which may cause a small degree of arcing at contact closure. The zero-voltage scheme of the
active diverter is assumed to suppress arcing entirely at contact closure because the residual
switch voltage would be below the observed arc voltage at all times.
2. The active diverter scheme reduces the current in the contact to near-zero in advance of
contact opening: This is in contrast to the natural sinusoidal reduction under the zero-
crossing switched passive protection scheme. This may mean that the supertemperature (see
Section 5.2.1) at contact opening is significantly reduced under the active diverter scheme.
3. The long-term average switch load current was greater under the passive protection scheme:
The on-state duty of the passive circuit switches was about 80 % whereas each of the two
switches used in the active diverter scheme nominally conduct for only half the time on
average, assuming continuous regular tap changing is performed. However, due to additional
time spent in the zero-current state during diverter operation, coupled with the high tap
changing speed, each switch was only conducting the load current for about 35 % of the
time.
Point (1) is considered unlikely to be a major contributor to contact wear due purely to the low
circuit source voltage and small capacitance value12. The second and third points are potentially
more significant.
Point (2) suggests that, under the active protection scheme, the temperature of the small
volume of material around the electrical contact area may be lower due to the relatively long
period of zero current prior to switch opening. This might reasonably be expected to lead to a
reduction in material transfer and a general reduction in contact damage at opening. However,
further investigation leads to the conclusion that this is unlikely to be the case. A very simple
single element thermal model of the contact may be used to gain a rough idea of the thermal time
constant of the switch contacts and thus whether the temperature of the passive and active contacts
12a source voltage of 40 V peak and realistic values for the interwinding acceptance (< 1 nF) give a maximum
capacitive energy of less than 1µJ.
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may be significantly different at the moment of opening. The model is a first order differential
equation relating the power dissipated at the contacts to the temperature of the contacts:
T˙ =
P − k(T − Ta)
c
. (4.21)
Under this model, the small contact possesses a thermal time constant equal to c/k. Ta is the
ambient temperature, c = CV ρ where C is the specific heat capacity of the material (for silver,
C = 240 J/Kkg), V the volume of the sample and ρ the density (for silver, 10.5 g/cm3). The volume
may be assumed to be that of one contact dome approximated as a disk of 3.6 mm diameter and
height 0.5 mm so that V = 1.62 mm3, giving13 c = 4.08 mJ/K. k is the contact thermal conductivity
to the surroundings and may be estimated using
k =
Tc − Ta
P
. (4.22)
Where Tc is the contact temperature reached for a contact power dissipation P . From the discussion
of Section 5.2.1, conservative values (i.e. values tending to give a longer time constant) are Tc−Ta ≈
100 K and P ≈ 400 mW. In this case, c/k ≈ 100µs. This result, although only suited to giving
an order-of-magnitude estimate, suggests that the contact volume under both circuits will have
almost reached thermal equilibrium with the surroundings by the time the switching operation is
performed: Specifically, the temperature of the passively protected contact will closely follow the
power dissipation caused by the load current magnitude and will be near ambient at the current
zero-crossing where the switching operation is performed14. This conclusion is supported by the
literature, for example, [76, p. 91]: “Upon passage of an electrical current, the temperature of the
[electrical contact region] rises to a near-equilibrium value in microseconds.”. Thus it is difficult
to attribute the difference in switch wear to the additional zero-current period created under the
active circuit protection scheme.
Point (3) indicates that the average conduction power loss of the active circuit switch was about
half that of the other circuits. For all but the unprotected switch circuit, the conduction losses are
at least two orders of magnitude greater than the average arc power loss. The temperature rise
above ambient for the active circuit switches may thus be assumed to be about half that of the
13note that the region of the contact volume reaching the supertemperature is likely to be much smaller than the
contact dome volume, thus this value will lead to an overestimate of the true thermal time constant.
14a thermocouple was used to investigate the temperature at the backside of the contact. A maximum temperature
rise of about 85 ◦C was recorded during continuous conduction (duty of 100 % at 100 A peak) along with a thermal
time constant of 23 s. The physical size and location of the thermocouple was such that the results must be
interpreted as a recording of the ‘ambient’ temperature of the relay assembly only. The figures do not be reflect the
supertemperature of the contact directly.
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passive circuit switches. This in turn may be expected to affect the rate of any chemical reactions
occurring between the contact material and the atmosphere. Possible evidence supporting this
idea is provided by the larger discoloured area around the pip formation in Fig. 4.11(e) when
compared to Fig. 4.11(f). However, the differences in physical size and shape of the pip formation
are harder to assign to differences in ambient temperature. The supertemperature is generally
high compared to the ambient temperature (see Section 5.2.1), and unless the small increase in
ambient temperature is enough to cause the supertemperature to transition into another material
dependent region (e.g. cause the temperature of the contact area to rise above the contact material
melting temperature) it is not clear what effect this increase may produce.
4.5.8 Pip-and-crater formation under the hybrid diverter circuit
The dominant wear mechanism experienced by the hybrid diverter contacts is that of material
transfer in the form of pip and crater formation. It is interesting to observe that pip and crater
formation occurs despite the fact that the contacts were operated under a nominally AC circuit,
i.e. there is no large inherent bias as a result of current flow direction in the circuit. It is inevitable
that the average residual current at contact break was not exactly zero under the active diverter
circuit due to sensor or control loop offsets internal to the controlled source although efforts were
made to null any observed offsets during initial testing of the circuit. It is estimated that the
remaining bias was less than 100 mA. The pip was observed to form on the stationary contact in
all hybrid diverter test runs, however as the switch connections were made identically in each run it
is not possible to comment on whether a small DC bias or the different motion of the contacts was
responsible for the formation direction (the crater may occur on the anode or cathode depending
on transfer mechanism and contact material [59, p. 305]).
Although the rate of formation appears to be very low it may still cause contact failure after
many millions of switching operations have been performed. Pip-and-crater formation may cause
contact failure for two main reasons
• Mechanical ‘interlocking’15. — The rough surface of the pip may interlock with the rough
surface of the crater and cause the contact to become stuck closed [59, p. 354] [77,78]
• Material loss by pip fracture — The tip of the pip may break off completely, if this happens
multiple times, the contacts may become completely eroded and fail to meet properly upon
closure [77].
15not to be confused with safety interlocking.
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Of these, the dominant mode of failure for high current relays is mechanical interlocking. The
literature contains several techniques for reducing the rate of pip and crater formation, including
• Altered alloying of contact materials — for example, [75] reports adding tungsten to AgNi
contacts in order to change the single pip-and-crater formation typical for AgNi to a more
distributed structure having many smaller formations that were less prone to interlocking.
• Use of differing anode and cathode contact materials — Pip-and-crater formation can be
dependent on the direction of current flow at make and break. For DC circuits, certain
combinations of materials have been found to resist pip-and-crater formation (for example,
[59, p. 356] suggests an Ag cathode and Ni anode).
• Modification of the contact movement — Pip and crater formation occurs because the tip of
the pip and the bottom of the crater tend to be the first areas to make electrical contact at
close and the last to break contact at separation [59]. By changing the contact movement
such that this no longer occurs, pip and crater formation may be avoided.
The switch contacts used during the experiment were relays intended for automotive applications
containing AgNi0.15 contacts [72]. It is generally reported that AgNi0.15 provides good resistance
to pip-and-crater formation at the current levels found in automotive systems [75, 79]. Thus it is
unlikely that a dramatic reduction in formation rate may be achieved by an alternate choice of
contact material.
It is therefore suggested that the most effective method of reducing or eliminating pip-and-
crater formation is to employ a contact actuation movement that discourages the repetitive single-
point make and break operation underlying the formation process. For compact, low-cost automo-
tive relays, the actuation movement is constrained by the design of the actuator (generally a simple
single coil reluctance-attraction design). The actuation movement tends to be nearly perpendic-
ular to the contact surfaces with very little inherent ‘wiping’ action and is therefore conducive to
pip-and-crater formation. In contrast, the fast diverter switch design of Chapter 5 incorporates
some natural wiping action from the motion of the contact springs (see Fig. 5.9) and therefore may
be expected to naturally prevent large single pip and crater formations from occurring. Interest-
ingly, [59, p. 356] suggests that pip-and-crater formation for Cu–Cu contacts operating in air is
“small or nil”; copper contacts are suggested in Section 5.2 for the fast diverter switch design.
4.5.8.1 Attribution of experiential diverter failure to contact interlocking
Appendix G, Figs. G.6(a)– G.7(c) show the left and right diverter switch contacts, both stationary
and moving, for all the test runs in which a significant number of operations was performed. Of
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the seven runs presented, test Nos. 1, 4, 7 and 8 demonstrate the type of contact wear expected
from very high numbers of low current opening operations. However, three of the seven tests (Nos.
3, 5 and 6) show forms of contact wear that is unlikely to be a result of these ‘normal’ switching
operations. These test runs were deemed to be failures but the precise failure mechanism of each is
unclear. A set of low-level monitoring routines were incorporated into the inverter test environment
control software in order to catch certain error states and safely shutdown the system in case of
out-of-band events for inverter phase current, inter-tap capacitor voltage, diverter supply voltage,
and inverter and diverter semiconductor heatsink temperatures.
A general feature of the failed tests was that at least one over-current event was recorded in the
duration of the test. Mechanical interlocking of one of the switch contacts may potentially account
for the recorded over-current events and the visual appearance of one of the failed tests. If, during
any particular tap change operation, the outgoing diverter switch should fail to open, the result
will be the discharge of the inter-tap capacitor through a very low impedance path formed by the
switch and the incoming thyristor of the opposing leg. If the switch failed to open because of a
relatively small interlock formed by a pip-and-crater protrusion, this bridge will likely be vaporised
by the high peak current, allowing the switch to open. In this case, the system may continue to
operate successfully despite recording an over-current event. Some evidence of the interlocking
event may be left on the contacts in the form of non-typical arc damage. This failure mode may
have occurred in test run No. 3 (Fig. G.6(b)): This explanation is particularly favoured because
only one of the two contact sets shows atypical damage.
The moderate damage evident on both switch contact sets in Fig. G.6(d) (test run No. 5)
may be assigned to a system operating error where the diverter control system was shutdown
prematurely (either due to operator error or equipment power supply failure), resulting in the loss
of zero-current zero-voltage conditions at the switch for a small unspecified number of operations
(< 50) at the end of the test run. The extensive damage of Fig. G.7(a) may be assigned to the
complete closed-circuit failure of a diverter controlled source MOSFET, resulting in a large short
circuit current flowing in both switches and the comprehensive melting of the contact volumes16.
It is possible that additional electrical stress caused by a contact interlock could be the root cause
of the semiconductor failure, but there is no evidence available to support such a claim.
16the short circuit current would be delivered by the large-value very low-impedance double layer electrolytic
capacitor used as a reservoir for the diverter controlled source and may reach several hundred amperes.
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4.6 Summary
The goal of the experimental work presented in this chapter was to verify the operation of the new
hybrid diverter circuit of Chapter 3 and confirm a low wear rate for contacts used under it. Long
term continuous operation of the hybrid diverter circuit was made possible by the construction
of a test environment that allowed the terminal quantities (load current and inter-tap voltage)
experienced by a distribution OLTC to be simulated. A set of circuits representing various alter-
nate contact protection schemes were introduced to enable a comparison of wear occurring under
different electrical conditions. A visual comparison of the wear rate and of the total wear after
many operations under each circuit was made and linked to the average arc energy dissipated at
contact opening. Very slow pip-and crater formation was observed to occur under the new hy-
brid diverter scheme and some discussion was made regarding its possible contribution to eventual
contact failure.
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Chapter 5
Development of a fast mechanical
diverter switch
The minimum time required to perform a single tap change under the new OLTC scheme is
fundamentally limited only by the use of thyristors in the diverter; every tap change operation
must cover a zero-crossing of the load current in order to effect the handover from one side of the
diverter circuit to the other. The maximum sequential tap-to-tap speed of the scheme is limited
by the speed of the electronic diverter circuitry only as repeated tap changing can occur without
requiring the diverter switches or selector switches to operate: Both diverter switches may be
opened and the load current continuously carried by the diverter thyristor pairs until the final
tap position is reached (at which point the appropriate diverter switch is closed to resume low
loss operation). To guarantee a speed of operation that is not mechanically restricted, pairs of
anti-parallel thyristors may be placed in parallel with the selector switches of Fig. 3.31. In this
case, a rapid multi-tap operation may be carried out by opening all selector switches and allowing
the load current to be carried by the thyristor pairs in turn until the final tap is reached. The
selector switch corresponding to the final tap would then be closed to resume low loss operation.
Despite the fact that tap changing speed may potentially be made entirely independent of the
speed of the mechanical switches, fast mechanical switches are still desirable under the new scheme
for two reasons. Firstly, the time required by the system between receiving a tap change command
and carrying out the tap change operation is directly dependent on the time required to open the
closed diverter switch. A slow diverter switch would effectively incur a latency penalty; the system
must wait until the diverter switch is fully open before performing a current handover at the next
load current zero-crossing. The worst case latency is therefore 12f0 + ts, i.e. half the line period
1the selector thyristor pairs must be able to withstand the total tap voltage range, which may be up to 20% of
the line voltage.
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plus the time required for the diverter switch to reach the guaranteed fully open state. In order to
minimise the ‘first tap latency’ it is desirable to have a diverter switch capable of opening within
one half-cycle of the mains waveform, i.e in under 10 ms.
Secondly, under network fault conditions, a fast diverter switch will offer greater protection
to the semiconductor devices used within the diverter. During a tap change operation, the load
current through the diverter is carried solely by the controlled source and the thyristor pairs. If a
fault were to occur ‘mid-tap’ then the fault current would flow through these potentially sensitive
devices. However, the fault current can be diverted rapidly away from the semiconductor device
path by the closure of the appropriate diverter switch. Thus, if a fault current were detected the
diverter switch would be triggered to close immediately and the semiconductor devices must only
survive the fault current for the period of time required for the switch to reach the closed state. A
faster diverter switch directly translates into relaxed requirements regarding the fault behaviour
of the semiconductor devices.
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5.1 A fast diverter switch topology
In Chapter 3 the diverter switches are illustrated as generic switch objects (see Fig. 3.3 for example).
This section addresses the conceptual design of the mechanical switching aspects of the new OLTC
design.
5.1.1 Actuator type
The switch actuator may generate an actuation force through various means. These may include
direct mechanical energy storage systems (e.g. springs as in Fig. 2.4(e)), pneumatic systems or
electromagnetic systems. The focus of the following section is on the design of an electromagnet-
ically actuated switch. This choice is made mostly on the grounds that rapid actuation does not
appear easy to achieve using simple mechanical systems such as spring storage, as evidenced by
existing OLTC designs (see Section 2.3). While pneumatic systems offer the possibility of rapid
actuation, the additional complexity implied in such a system is deemed to be highly undesirable
given the infrequent maintenance schedule expected in this application. An additional energy
storage system would be required, either in the from of bottled gas or an on-site compressor. In
contrast, an electromagnetic actuator may derive the energy required for operation directly from
an auxiliary power supply already incorporated into an OLTC installation.
5.1.2 Linear versus rotary switch design
Fig. 5.1 shows two possible switching arrangements referred to as linear and rotary. In the linear
case a moveable arm ‘slides’ laterally in order to make or break a connection. In the rotary case the
arm rotates about a pivot point causing the far end of the arm to make or break a connection. In
general, the rotary arrangement is favoured over the linear arrangement for the following reasons
• Actuation force — A linear force tends to be more complicated to generate than a rotary
torque, especially electrically. In many cases, a linear force is produced from a rotating
machine (for example a linear belt drive operated by a servo motor). Other linear options
include a simple solenoid driver, although these tend to have poor performance in terms
of mechanical power delivered from a given volume. A linear motor is a possible solution
although these tend to be more complex than their rotary counterparts.
• Bearings — The moving contact of a linear switch design required some form of linear bearing
for support; this may take the form of a sliding shaft-in-bushing or a linear roller bearing.
The arm of the rotary switch design requires support at the pivot point; this is likely to be
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provided by ball or roller bearings, both of which are standard, low cost and highly reliable
parts. Linear bearings typically require a bespoke design and will be more expensive than
off-the-shelf rotary bearings for a particular load rating.
• Electrical connection — The linear case requires either a sliding electrical contact or a ‘flying
lead’ in order to provide an electrical connection to the moving contact. The rotary case
requires either a rotating electrical connection (slip rings) or an electrical conductor that
may flex over the angle swept out by the end-to-end movement of the arm. It is expected
that the rotary arrangement will be technically simpler to achieve.
In summary, an electromagnetically-operated rotary design is deemed the most suitable for a fast
OLTC diverter switch. The following sections describe the design process for a switch intended to
match the specifications of the diverter circuit discussed in Chapter 3.
rotary
contact
pivot
arm
contact
contact
contact
arm
linear
Figure 5.1: Conceptual single throw linear and rotary switches.
5.1.3 Optimal contact placement for a rotary switch
The conceptual design of a single-throw rotary switch is given in Fig. 5.2. The switch has two
states; on and off. The actuation speed of the switch given a fixed available actuation energy may
be optimised under certain assumptions, these are made as follows:
• The arm may be modelled as a simple cantilevered beam
• A constant torque is applied to the arm throughout the movement
• Only inertial forces are present, there are no frictional forces that impede arm movement
• The arm may be approximated as laterally thin compared to its length
If a constant actuation torque T acts on the arm of the rotary switch, the arm movement may be
described by the following equations
θ¨ =
T
I
, θ˙ =
T
I
t , θ =
T
2I
t2 , (5.1)
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where I is the moment of inertia of the arm. The inertial loading on the arm2 at a distance x from
the pivot point, assuming a constant rectangular arm cross-section is given by
p(x) = Tρhx2 , (5.2)
where ρ is the density of the arm material h is the height of the arm and b the breadth. For a
cantilevered beam the deflection at a distance x along the arm is described by [80]
d4w
dx4
=
1
eJ
p(x) , (5.3)
where is e is the Young’s modulus for the arm material and and J is the second moment of area
for the arm cross section. For a rectangular arm, J = b3h/12. For a cantilevered beam with a
rigid fixing at x = 0 and a free end at x = L the boundary conditions are
...
wL(L) = 0 , w¨L(L) = 0 , w˙L(0) = 0 , wL(0) = 0 . (5.4)
The displacement may then be found as
wL(x) =
Tρx2(45L4 − 20L3x+ x4)
30eb3h
. (5.5)
At x = L the displacement is
wL(L) =
39
45
TρL6
eb3h
. (5.6)
If the deflection is to scale proportionally to the length of the arm
w(aL, cb) = aw(L, b) . (5.7)
The solution of which is c = a5/3, i.e. the thickness of the arm must rise with the cube root of the
fifth power of arm length. The total mass of an arm of length L is given by
m = ρhbL . (5.8)
2i.e. the force at distance x resulting from torque T acting on the mass δxA(x) where A(x) is the cross sectional
area of the beam at x.
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Given the thickness scaling found above, the mass of the arm of length aL is given bym = a8/3ρhbL.
The moment of inertia of the arm is given by
I =
mL2
3
. (5.9)
The moment of inertia for an arm of length aL will be I = a14/3ρhbL3/3. Thus the moment of
inertia scales slightly below the fifth power of arm length.
It is desired to find the optimal choice for θ given actuation constraints and the scaling of the
moment of inertia of the arm with arm length. Two actuator operating modes are now considered
corresponding to constant actuation torque and constant actuation energy. The time t taken to
move the arm through an angle θ given a torque T and moment of inertia I is
t =
√
2Iθ
T
. (5.10)
The ‘stand-off distance’ is the shortest distance between the two switch contacts in the off state
(see 5.2). The stand-off distance determines the maximum voltage rating of the switch, it is given
by
d = L sin(θ) , (5.11)
where L is the length of the arm (L ≥ d > 0). Given a specified stand-off distance, the actuation
time may be found by combining (5.10) and (5.11):
t =
√
2I
T
arcsin
(
d
L
)
. (5.12)
offon
contact
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θ
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Larm
Figure 5.2: A single throw rotary switch.
5.1.3.1 Constant actuation torque
Electromagnetic actuator systems are often limited by the torque they may produce for a given
actuator volume. Although mechanical gearing systems may allow torque to be multiplied (at the
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expense of angular velocity), it is often desirable to use a ‘direct drive’ arrangement for reliability
and cost considerations. In this case, the actuator may be modelled as delivering a constant torque
T . Substituting I = a14/3ρhbL3/3
t =
√
2a14/3hbL3
3T
arcsin
(
d
aL
)
. (5.13)
In this case, the optimal a that gives the smallest possible t is
a∗ = arg min
a>1
(
a7/3
√
arcsin
(
1
a
))
= 1.01130 . (5.14)
This equation has no simple analytic solution and so the solution given has been found numerically.
Thus, given a constant actuation torque and a minimum standoff distance, the most efficient
arrangement of the contacts is achieved for an angle of θ∗ = arcsin(1/a∗) = 0.4524pi rad between
the open position stop and the closed position contact.
5.1.3.2 Constant actuation energy
An alternative actuator system limitation is that of total actuation energy consumed in the move-
ment. The energy expended in the actuation movement is E = θT , therefore the (constant)
actuation torque depends on the available actuation energy:
T =
E
θ
. (5.15)
The actuation time is then
t = a7/3 arcsin
(
d
aL
)√
2hbL3
3T
. (5.16)
In this case, the optimal a that gives the smallest possible t is
a∗ = arg min
a>1
(
a7/3 arcsin
(
1
a
))
= 1.05828 . (5.17)
Again, this solution has been found numerically. Thus, given a fixed actuation energy and a
minimum standoff distance, the most efficient arrangement of the contacts is achieved for an angle
of θ∗ = arcsin(1/a∗) = 0.3939pi rad.
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5.1.4 Comparison of single- and double-throw rotary switch designs
The performance of a single double-throw switch is now compared to that of the two single-throw
switches assumed throughout Chapter 3. See Fig. 5.3 for a diagrammatic representation of a rotary
switch possessing three states, labelled left, off and right. Such a switch is particularly suitable
for use in the diverter circuit for the following reasons:
• It is impossible for the switch of Fig. 5.3 to be in the left and right states at the same time,
unlike the case for two physically distinct switches (such as those of Fig. 3.3). Therefore
the use of the double-throw switch design precludes the possibility of producing an inter-tap
short circuit via the diverter switches due to a diverter switch malfunction.
• On movement from left to right (or vice versa), the double-throw switch automatically passes
through the off state. This behaviour is required by the tap change sequencing discussed in
Section 3.1. To produce this behaviour with separate single-throw switches would require
careful timing, potentially increasing the overall system complexity and introducing extra
failure modes into the design.
• The double-throw switch has a superior utilisation of its constituent parts resulting in a more
compact device requiring a smaller actuation energy for a given speed of operation over the
case involving two independent switches. This is investigated in the following section.
rightoffleft
left 
contact
right 
contact
pivot
θ
d d
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θ
arm
Figure 5.3: A double throw rotary switch.
The total switching time required for a two single-throw switch solution is now compared to a
one double-throw switch solution. The following assumptions are made
• The distance over which the contacts must move is determined by the required stand-off
voltage of the switch. Therefore the angle θd over which the double-throw switch must move
is twice that of the single-throw switch (θs).
• In the torque-limited case the volume available for all actuators is constant and maximum
actuator torque is proportional to volume. Therefore each single-throw switch has half the
driving torque as the double-throw switch.
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• In the energy-limited case the energy available for all actuations is constant. Therefore each
individual single-throw switch has half the actuation energy as the double-throw switch. As
the actuation angle is halved for the single-throw case, the driving torque will be identical
across all switches.
• For a system consisting of two single-throw switches there are two possible operating modes
that may be considered
1. Series operation — The first switch must have reached the fully opened state before
the second switch can begin closing. This scheme is ‘safe’ in the sense that an inter-tap
short circuit cannot be generated in the event the first switch does not open correctly;
in this situation, the second switch would not be closed.
2. Parallel operation — The second switch may begin closing as soon as the first switch
begins opening. This scheme is potentially ‘unsafe’ in the sense that an inter-tap short
circuit could be generated in the event the first switch fails to open; it would be necessary
to monitor the operation of the first switch and return the second switch to the fully
open position if it fails to operate correctly3. The time taken for series operation will
be twice that for parallel operation (assuming no additional monitoring time delay).
One further design constraint will now be introduced. It is desired to make the deflection of the
arm independent of the torque, therefore switch designs experiencing greater torque must have a
greater arm thickness. This entails the investigation of the torque-deflection scaling of the arm
in a similar manner to the length-inertia scaling investigated in Section 5.1.3. For a cantilevered
beam, deflection as a function of torque is
w(T ) =
39
45
TρL6
eb3h
. (5.18)
If the deflection is to remain constant with torque
w(aT, cb) = w(T, b) . (5.19)
The solution of which is c = 3
√
a, i.e. the thickness of the arm must rise with the cube root of
torque. The arm mass is given by
m = ρhbL . (5.20)
3assuming some time delay before the monitoring system observes that the first switch has failed to open (and
then issues an abort command to the second switch) the second switch will already have moved a certain distance
and therefore the standoff distance will have decreased. It may be necessary to increase the standoff distance d in
this case to allow some additional time for monitoring of the opening switch.
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Table 5.1: System parameters and actuation time for various switch designs.
Quantity
Single throw
Double throw
Series Parallel
T 1 2
E 1 2
θ 1 2
I 1 21/3
tT 2 1 2
1/6 ≈ 1.123
tE 2 1 2
−1/3 ≈ 0.794
Using the thickness scaling, the mass of an arm designed for torque aT is given by m = 3
√
aρhbL.
The moment of inertia of the arm will be I = 3
√
aρhbL4/3. Thus the moment of inertia also scales
with the cube root of torque.
Given the constraints on torque or energy and the constraint on arm deflection, coupled with
the necessary actuation angle, competing switch designs may be compared on a ‘level playing field’.
Table 5.1 presents this comparison. The constant-torque actuation time tT and the constant-energy
actuation time tE are computed using
tT =
√
θI
T
, tE =
√
θI
E
. (5.21)
Under a torque constrained scenario, the best performing switch design is the parallel operated
single-throw type. The double-throw switch is approximately 12 % slower that the parallel case.
Given the dangers of full-parallel operation (see above) it seems likely that the double-throw switch
would be preferable4. When constrained by actuation energy, the double-throw switch is about
25 % faster than the parallel operated single-throw type.
4as noted previously, it is likely that true parallel operation would be unfeasible. An increase in tT and tE would
result if a monitoring period were required and extra standoff distance included. This could easily consume the 12 %
speed advantage.
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5.2 Wear of switch contacts
The classic OLTC suffers rapid contact wear due to arc erosion of the contact surfaces at every
operation; this imposes a requirement for large and heavy contacts in order to ensure reasonable
diverter switch life. One of the major advantages of the new OLTC scheme is that the diverter
switch is not subject to arcing during operation and so arc erosion of the contacts is eliminated as a
source of wear. This in turn means the diverter contacts may now be designed purely to carry the
load current and not ‘oversized’ in order to tolerate arc wear. After elimination of arcing as a major
source of wear it is proposed that two further contact wear mechanisms may become important
due to the very high number of operations that are targeted by the new design. The first of these
is contact deformation and contact material transfer caused by softening or melting of the contact
material due to high contact temperatures caused by contact conduction losses. Conduction losses
may generally be reduced by application of greater contact force. Secondly, mechanical wear of
the contacts may occur through abrasion processes occurring at the mating surfaces. The rate at
which theses processes occur will be primarily determined by the impact velocity of the contacts
at closure.
5.2.1 Effect of contact temperature
In general, the overall electrical contact area between two bulk contacts is not equal to the apparent
physical contact area due to the microscopic unevenness of practical engineering surfaces. The
electrical contact area is governed principally by the contact force and is to a first approximation
independent of contact shape or size. This is discussed in more detail in Appendix H.
The temperature of the small volume of material where electrical contact is actually made
between two bulk contacts is often known as the supertemperature ψ. The supertemperature
may be compared with ψr, the room temperature, ψs, the softening temperature (above which
the contact material yield strength is reduced) and ψm, the melting temperature of the contact
material [59, 76, pp. 88–92]:
1. ψ ≈ ψr — the conductivity of the contact region may be approximated by the bulk conduc-
tivity of the contact material at room temperature and the contact area is determined by
the normal yield strength of the contact material.
2. ψr < ψ < ψs — the conductivity of the material near the contact region must be calculated
based on ψ. The contact area is determined by the yield strength of the contact material.
3. ψs < ψ < ψm — the conductivity of the material near the contact region must be calculated
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based on ψ. The contact area is increased because the yield strength of the contact material
has decreased with the high temperature5.
4. ψ = ψm — the conductivity of the contact region must be calculated based on ψm. The
contact area has melted, any further increase in ψ is unsustainable as further contact area
will melt, increasing contact area and reducing contact resistance and therefore ψ [59, pp.
5–6].
Using the results of Appendix H, the supertemperature may be expected to depend strongly on the
ratio of contact current (I) to contact force (F ). For small I/F ratios the supertemperature will
be low (high contact forces produce a large contact area and thus a low contact resistance. Low
values for the contact resistance produce low conduction losses at a given current). Conversely,
the supertemperature will be high for large I/F ratios.
It is desirable to operate in the first two regions, i.e. at a supertemperature below the softening
temperature. In this case, the contacts are largely unaffected by the process of conducting the load
current and low contact wear may be expected. At temperatures above the softening temperature,
contact wear may increase dramatically.
5.2.2 Wear mechanisms
One possible material transfer mechanism is due to the formation of contact ‘welds’. A high
I/F ratio may produce a ‘hot-spot’ where the supertemperature is high enough to fully melt
the contact material. If the switch current is subsequently reduced to near-zero (as is the case
under the new OLTC scheme before the diverter switch is opened) the liquid material may solidify
because of the reduced local heating, forming a small weld between the contacts. The contacts
are then mechanically joined by the solidified bridge of material at the microcontact point. Two
problems present themselves: Firstly, if the mechanical strength of the welds exceeds the maximum
operating force of switch actuator, the switch may become stuck in the closed position. Secondly,
if the actuator succeeds in separating the contacts the resulting break in the weld may be uneven.
Over many cycles one contact may gain material at the expense of the other leading to eventual
switch failure. Application of ‘large’ contact forces such that the I/F ratio is small should prevent
the formation of welds between the switch contacts and hence eliminate contact wear caused by
this particular mechanism (a large contact area is formed at high contact forces, resulting in low
relative current densities and local heating insufficient to cause melting of the contact material).
5the strain hardening caused by the contact pressure is relaxed [76].
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Another possible mechanism that may enable material transfer between contacts can occur
at contact make or break. In a standard switch, which is required to close under a significant
voltage and open whilst conducting significant current, there exists a short period of ‘effective’
low contact force at the instant of contact meeting (when closing) and contact separation (when
opening). In this period a comparatively small contact area may sustain a large switch current,
reaching high enough current densities to locally melt or even boil the contact material. In this
case, especially under break conditions, if the contact geometry or circuit conditions are such that
the liquid or gaseous contact material is deposited unequally on the contacts, slow material transfer
and contact wear may occur. Either the anodic or cathodic contact may attract or repel material
depending on the charge imparted on the liquid or vapour droplets (the sign is contact material
dependant [81]), hence if the switch is operated under DC conditions, one contact may slowly gain
material at the expense of the other over many operating cycles. However, it is considered that
this wear mechanism is likely to be a negligible contributor to contact wear under the new OLTC
scheme as it is specifically designed such that diverter switch opening current and closing voltage
are near-zero; hence there will be minimal melting or vaporisation of material at the instant of
contact separation or closure.
5.2.2.1 Supertemperature as a function of contact force
In order to operate in the low temperature region, the I/F ratio should be suitably small, i.e.
the contact force F should be suitably large. The following discussion determines the degree of
contact force required to guarantee operation in the low temperature region. The worst case contact
resistance at room temperature, under the simplifying assumptions detailed in Appendix H, is
R0 =
1
2σ
√
piλ
F
, (5.22)
where λ and σ are the yield strength and conductivity of the contact material respectively. In order
to minimise the contact resistance a high-conductivity material is desirable. The range of possible
contact materials is extensive, including pure metals and their alloys. A relatively low-cost, high-
conductivity option is copper6, which is assumed to be both the contact and connecting material
of choice from here on unless otherwise noted7. High softening temperatures and high thermal
conductivity is also desirable. Copper has an excellent thermal conductivity8 but a relatively low
6the conductivity of copper is approximately 60 MS/m at 25 ◦C.
7the yield strength of copper is approximately 70 MPa.
8the thermal conductivity of copper is approximately 400 W/Km.
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melting point9. The supertemperature may be estimated using (from [59, pp. 71-75])
R(ψ) ≈ R0
(
1 +
2
3
αψ
)
. (5.23)
The constant α is the temperature coefficient of resistivity10. Given a known softening temperature
ψs and softening voltage
11 Vs, a ‘softening resistance’ may be defined as
Rs = R(ψs) =
Vs
I
. (5.24)
Setting (5.23) equal to (5.24):
Vs
I
=
1
2σ
√
piλ
F
(
1 +
2
3
αψs
)
. (5.25)
This equation may be rearranged to give a ‘softening force’ below which contact softening would
occur:
Fs =
piλI2(3 + 2αψs)
2
36σ2V 2s
. (5.26)
The contact force F should be greater than Fs in order to keep the supertemperature below the
softening temperature and avoid the wear mechanisms associated with contacts operating above
this threshold. For copper contacts ψs = 180
◦C and Vs = 120 mV [59, pp. 5]. Using the peak
current expected under the diverter circuit of Chapter 3, I = 150 A gives a softening force of
Fs = 52 mN. This is a very low minimum contact force. In practice, the approximations and
assumptions made in the derivation of (5.22) will tend to provide a low estimate of supertem-
perature at a particular current, however it seems practical to generate contact forces at least an
order of magnitude greater than Fs which should guarantee a supertemperature well below the
softening temperature. Note that the softening force is proportional to the square of load current,
thus softening of the contacts may be expected in fault current situations unless very high contact
forces are used.
5.2.2.2 Contact resistance
If it is assumed that a large contact force is used such that ψ ≈ ψr, the contact resistance may be
estimated using (5.22). For copper contacts, the contact resistance will vary between 120µΩ for
F = 1 N and 28µΩ for F = 20 N. The contact power loss at I = 150 A will be 2.7 W and 0.62 W
9the melting point of copper is 1357 K, that of tungsten is 3695 K.
10for copper α ≈ 0.0039. α is the resistivity change with temperature, i.e. 1/σ(ψ) = (1 + α(ψ − ψr))/σ.
11to a first approximation, most metals show a constant contact voltage at which softening occurs [59, pp. 87],
the softening voltage is independent of the contact force and load current.
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respectively.
Electrical connections to the contacts must be made. The DC resistance of a wire is given by
Rw =
l
Aσ
, (5.27)
where l and A are the length and the cross sectional area of the wire respectively. Assuming
l = 30 cm and A = 20 mm2, Rw = 250µΩ which is significantly greater than the highest contact
resistance calculated above. It may therefore be expected that the contact resistance of the diverter
switch will not contribute significantly to overall power loss within the diverter system.
5.2.3 Mechanical wear of the contacts
It is certain that the switch contacts will suffer some degree of mechanical wear due to the impact
between contacts generated by a closure; at each impact a small amount of material may be lost
from the contact surfaces due to abrasion-type mechanisms. The magnitude of material loss is
difficult to quantify without performing experiments under conditions similar to those expected in
an actual switch. A full analytic treatment of mechanical wear is not attempted here. However,
it may be expected that most mechanical wear mechanisms will be strongly dependant upon the
relative speed of the contacts at the moment of closure. The energy dissipated at impact scales with
the square of impact velocity. Therefore it is desirable to minimise the contact speed at closure
in order to reduce mechanical wear and increase contact lifetime. This requirement potentially
conflicts with the desire to produce high contact forces and short actuation times.
5.2.3.1 Switch impact energy
The kinetic energy imparted to a moving contact subject to an actuator torque T (φ) across the
actuation angle between φ = 0 and φ = θ is
E =
∫ θ
0
T (φ) .dφ . (5.28)
This energy will be dissipated in the contact material when the moving contact impacts the sta-
tionary contact after it has traversed the actuation angle. Ideally the impact energy E would be
equal to zero in order to minimise mechanical wear. In the ideal case (ignoring frictional forces
and considering the contact as a lumped mass) the time required for a contact with moment of
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inertia I to traverse the actuation angle θ when subject to a constant torque T is given by
t =
√
2Iθ
T
. (5.29)
However, this scheme results in an impact energy of E = Tθ, implying mechanical wear that will
become worse if shorter traversal times are imposed upon the system. The forces arising from the
impact at contact closure are not well defined and will depend on the properties of the contact
material and the switch arm. These forces may be extremely large for a rigid arm design without
some form of ‘soft’ end stop design (e.g. sprung contacts). A scheme for which impact energy is
zero is described by a torque profile of
T (φ) :=

T0 φ ∈ [0, θ/2) ,
0 φ = θ/2 ,
−T0 φ ∈ (θ/2, θ] ,
(5.30)
where T0 is a constant torque. Effectively the actuator applies an accelerating torque for half the
movement and than a decelerating torque for the remainder, in the ideal case the velocity of the
moving contact at switch closure is zero. See Fig. 5.4 for a graphical representation of this torque
profile. Under these conditions the moving contact will traverse the actuation angle in a time given
by
t = 2
√
Iθ
T0
. (5.31)
Therefore an increase in traversal time of
√
2 times is incurred when compared to the case described
by (5.28), assuming the magnitude of the actuator torque is kept constant. An interesting extension
is to consider the case where the force profile is ‘concentrated’ towards the ends of the movement
such that it takes the form
T (φ) :=

nT0/2 φ ∈ [0, θ/n] ,
0 φ ∈ (θ/n, θ(1− 1/n)) ,
−nT0/2 φ ∈ [θ(1− 1/n), θ] .
(5.32)
n is the ‘concentration factor’ (n ≥ 2). See Fig. 5.5 for a graphical representation of this force
profile. In this case, the total maximum kinetic energy imparted to the moving contact is kept
equal to the case described by (5.31) (i.e. Emax = T0θ/2) but the traversal time is now
t(n) =
√
Iθ
T0
(
2
n
+ 1
)
. (5.33)
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In the limit as n → ∞ the above reduces to t = √Iθ/T0. Thus, by imparting and removing all
kinetic energy at the ends of the movement, the traversal time may be halved when compared to
the zero impact energy case described by (5.31). However, it should be noted that no account
has been made of the increased forces on the switch arm that would result from the increased
torque. Increased torque will tend to require an increase in arm thickness. As the actuation
torque approaches an impulse, the resulting forces on the arm will become very large and the arm
would need to be extremely thick. Given that the arm moment of inertia I scales with the cube
root of torque (see Section 5.1.4), the optimal n may be found by12
n∗ = arg min
n≥2
n1/6
(
1 +
2
n
)
= 10 . (5.34)
This result indicates the best use of a fixed actuation energy is to concentrate the actuation torque
over the beginning one tenth and end one tenth of the actuation angle. However, it should be
noted that this result is of little practical relevance as realistic actuator systems will be torque
limited and not energy limited. Therefore, it will be advisable to deliver maximum positive torque
for half the actuation angle and maximum negative torque for the remaining angle (i.e. n = 2,
giving the torque profile of Fig. 5.4).
T/ϕ/t
ϕ
accelerate
decelerate
θ/2 θ
T
ϕ
t
Figure 5.4: A zero impact energy torque profile.
5.2.4 Switch design conclusions
It is expected that a rotary type switch will offer significant advantages over a linear type switch
due to the several factors, most notably a simplified actuator and mechanical bearing arrangement.
A double-throw switch offers operational and safety advantages over a competing scheme using two
single-throw switches. The torque-constrained double-throw switch may be up to 12 % slower than
12 d
dn
n1/6(1 + 2/n) = 1 − 10/n, the solution of which is n = 10. The stationary point must be a minimum as
d2
dn2
(1− 10/n) = 1 + 20/n2 which is always positive.
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Figure 5.5: A zero impact energy torque profile resulting in shorter traversal times.
a parallel operated single-throw system, however, given the many advantages of the double-throw
switch, it is determined that this design is the better choice for use in an OLTC diverter. In order to
minimise contact wear the contact force should be great enough such that softening of the contact
material does not occur during normal operation. For a 2 MVA 11 kV OLTC diverter using copper
contacts, contact forces in the region of 1 − 10 N should be effective in avoiding contact surface
softening at normal load current. Conduction loss characteristics of the proposed diverter switch
are likely to be dominated by wiring resistance, not contact resistance and so it is unnecessary to
use large contact forces to minimise conduction losses. In order to limit mechanical wear, a zero
impact energy scheme is preferred but will lead to an increase in actuation time of approximately
40 % when compared to a scheme where impact energy is not controlled (in the torque limited
case). A design process for a low-wear, double-throw switch targeted for a 2 MVA 11 kV OLTC
diverter will now be discussed.
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5.3 Design of a double-throw diverter switch
A conceptual design of a high-speed diverter switch has been carried out to investigate the feasi-
bility of producing a very low wear, high-speed mechanical switch. To the authors knowledge, no
similar prior work exists in the literature.
5.3.1 Specifications
Given the findings of the preceding sections, the switch type should be a rotary, double-throw
type using copper contacts and driven by an electromagnetic actuator. In order to reduce system
complexity an integrated three-phase solution is desired, i.e. each phase should be switched using
the same device. Therefore the switch will be double-throw, triple-pole. The design objectives
may be summarised as follows
• Achieve the required standoff distances given the inter-tap and inter-phase voltages
• Provide suitable conductor cross-sectional area for the load current
• Provide high contact forces when in the closed-left and closed-right states that may be
maintained without power
• Provide a stable centre-off state that may also be maintained without power
• Minimise the moment of inertia of the moving assembly
• Maximise the electromagnetic torque applied by the actuator
The constraints on the design are discussed in the following sections.
5.3.1.1 Electrical factors
The major physical dimensions of the design are determined by the peak inter-tap and peak inter-
phase voltages the switch must withstand in use. The standoff distance between the moving arm
contacts and the stationary left and right contacts should be large enough to withstand the full
tap voltage range, this will allow a tap change that transitions from the lowest to the highest tap
in a single operation. The standoff distance between individual phases should be great enough
to withstand the inter-phase voltage. A second constraint on the design of the switch is that the
conductors must be of sufficient cross-sectional area to limit the temperature rise due to I2R losses
given the expected load current.
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5.3.1.2 Loss of actuation
Should a failure in any part of the switch actuator system (power supply, drive electronics, sensing
systems etc.) cause the actuator to become disabled, the switch should remain in a stable state.
This will enable the OLTC to continued functioning on the current tap but without the ability to
perform further tap change operations. Thus the contact force in the on states must be maintained
independently of any external power supply. The switch should also be stable in the centre-off
position to avoid unintended contact closure during a failure. At all times, contact forces should
be high enough to avoid excessive heating of the contact surfaces during normal operation.
5.3.1.3 Actuation speed
Ideally the end-to-end traversal time should be under one half-cycle of the line waveform. The
time required to perform consecutive tap changes will then be limited by the requirement for a
line current zero-crossing to perform the current handover and not by the actuation time of the
switch.
5.3.2 High level mechanical design
The complete switch assembly is shown labelled in Fig. 5.6. The moving armature component and
the magnetic core and coil design are shown in Figs. 5.7 and 5.8 respectively. The switch is shown
in a top down view for the three stable states in Fig. 5.913. The defining constraints and decisions
made in the design of the switch are now discussed.
5.3.2.1 Inter-phase voltage
Surface tracking is a common problem associated with high voltage insulating systems. One
common way of increasing the resistance to tracking is increase the minimum surface distance or
‘perimeter’ between two conductors. The design incorporates ‘ribbing’ between phases to reduce
the possibility of surface tracking or treeing [82, pp. 92-95], the ribbing illustrated in Figs. 5.6
and 5.7 increase the surface distance approximately three fold over the same design without ribbing.
The fineness of the ribbing is limited by the surface detailing possible given the manufacturing
process. Although potentially increasing surface distance very fine ribbing is undesirable due to its
fragility and the fact that small particles may bridge consecutive ribs reducing their effectiveness.
The air gap between phases is such that given the peak interphase voltage of 15.6 kV, the average
13the design was modelled using the PTC ProENGINEER v4.0 CAD/CAM system
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electric field strength is about 40 % of the breakdown strength of air (typically given as 3 kV/mm
for dry air at standard pressure and temperature [82, pp. 56]).
The choice of phase spacing is a tradeoff between armature mass and maximum withstand
voltage. Greater spacing is desirable in order to decrease electrical stress, however, a requirement
for minimising moving mass suggests that the dielectric medium be utilised ‘fully’ and standoff
distances be reduced. Without detailed testing it is difficult to determine the proper tradeoff. It
may be desirable to fill the switch enclosure with a gas of higher dielectric strength or increase
the gas pressure in order to allow a reduction standoff distance and a corresponding reduction in
moving mass.
5.3.2.2 Inter-tap voltage
The air gap in the centre-off position is approximately 8 mm such that the maximum electric field
strength expected when subject to a 20 % tap voltage (3.12 kV) is about 15 % of the breakdown
strength of air. A relatively conservative value was chosen as breakdown strength typically de-
creases for small gaps [82, Fig. 2.18]. Furthermore, the behaviour of the spring-like stationary
contacts is currently not well modelled or tested. It is expected that the stationary contacts may
‘bounce’ to some degree as the contact force is removed during actuation, reducing the stand-
off distance momentarily until the oscillation has decayed. This may be especially pronounced
considering the high speed of operation targeted.
5.3.2.3 Contact and conductor design
The electrical conductors may be separated into four parts (these are labelled in Fig. 5.6):
• Ribbons — The flexible conductors between stationary ribbon posts and the moving armature
• Springs — The springy conductors that maintain contact force against the moving contacts
in the closed positions
• Moving contacts — The rectangular copper inserts placed in the recesses of the armature
(see Fig. 5.7)
• Stationary contacts — The hemi-cylindrical copper pieces at end of each spring
The ribbon must be flexible and able to withstand the very large numbers of actuation cycles
without failure through fatigue. It must also be a good electrical conductor. One such material is
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beryllium copper (BeCu)14. Two sides of the ribbon appear electrically in parallel, therefore the
required thickness for a given average power P loss will be
b =
I20 l
4σhP
. (5.35)
The ribbon height is h = 19 mm and the length of one side of the ribbon is approximately l =
90 mm. Assuming the ribbon material has a conductivity half that of copper15 and P = 5 W the
thickness must be b = 0.25 mm. The force required to deform a ribbon of this thickness is not
simple to calculate16. However, estimates for BeCu suggest that a ribbon of this thickness will be
relatively stiff. Although illustrated as a single solid piece, it may be advantageous to use a braided
conductor or several thin ribbons in parallel in order to increase the flexibility of the ribbon for a
given current carrying capability (using three parallel ribbons of b < 0.1 mm would afford excellent
flexibility). Alternatively, a thinner single ribbon could be used at the cost of increased power
loss although care must be taken that the temperature rise is not great enough to degrade the
characteristics of the plastic parts (e.g. the armature or posts).
The springs serve to provide even contact pressure across each phase contact. The spring
material must maintain a constant contact force over many actuation cycles, a good selection is
again beryllium copper. As the deflection is relatively modest, the required thickness may be
approximately calculated using the cantilevered beam equation for a point load
b = l
3
√
4F
ehw
, (5.36)
where w is the deflection and F the contact force. Given a contact force of 20 N, a maximum
deflection of w = 5 mm, a spring height of 19 mm and a length of l = 35 mm and assuming a
Youngs modulus of e = 120 GPa, the thickness should be b = 0.67 mm. The design includes the
ability to move the spring posts towards or away from armature in order to modify l, allowing the
deflection to be chosen precisely (see cutouts in the base plate of Fig. 5.6).
The two contacts are assumed to be copper, thus the derivation of the required contact force
in Section 5.2.1 applies. One issue is that of abrasion occurring due to the rubbing of the station-
ary and moving contact over many actuation cycles. Inherent in the design is the fact that the
stationary contact slides a short distance across the moving contact during contact make. This
may provide a beneficial ‘wiping’ or cleaning action . However, if wear proves too rapid it may be
14it should be noted that BeCu dust is toxic, therefore it is hazardous to machine without suitable ventilation
equipment.
15the conductivity of BeCu varies depending on the particular alloy chosen and the annealing process used
16a simple cantilevered beam with point load model is not appropriate given the large deflections expected.
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necessary to use an alternative material that is more resistant to abrasion or alternatively reduce
the contact force (see [59, pp. 232-242] for discussion of wear in sliding contacts).
5.3.2.4 Armature
The armature provides the link between the electromagnetic actuator system and the electrical
contacts. The armature mounts a set of permanent magnets in the four spaces on the flat rear
portion (see later section) and the contacts in the front six recesses (three recesses are hidden
in Fig. 5.7). The armature should be insulating and physically robust enough to sustain a large
number actuation cycles. As the armature is the physically largest moving part it should be as
light as possible to minimise the moment of inertia of the moving assembly. The shape of the
armature is relatively complex and is designed in a single piece suitable for manufacture using
the Selective Laser Sintering (SLS) rapid prototyping technology. This system produces parts in
Nylon plastic with up to 80 % of the strength of machined bulk Nylon [83].
The armature material properties, along with the relevant mass properties are given in Ta-
ble 5.2. The table also contains figures for all the moving parts (except the ribbon, which is
assumed to be low mass) and a value for the combined armature assembly. Armature material
properties are from [83]17. Magnet material properties are from [84], core material properties are
from [85], Bsat(gap) was measured in an empty air gap. The centre of mass for the armature and
moving assembly is taken about the axis of the central shaft (positive direction is towards the
contacts), note that the small values suggest the armature is well balanced and will not subject
the supporting shaft to large reaction forces. The moments of inertia are taken about the axis of
the shaft18. ‘Radius’ refers to the distance between the centre of mass of the part and the shaft
axis.
5.3.3 Magnetic design
The magnetic design is partially visible in Fig. 5.6. A set of six c-cores (one of which is depicted
in Fig. 5.8) are symmetrically spaced at an angle of 20◦ about the central axis of the switch. The
cores provide a low reluctance path for the flux driven by the coil wound around the rear section.
The core flux interacts with the field created by a set of four permanent magnets, also regularly
spaced at an angle of 20◦ and fixed into the armature that passes through the gap in the cores. In
the following discussion the c-cores plus coils are referred to as ‘poles’ and the armature permanent
17volume, moment of inertia and centre of mass are calculated in ProENGINEER v4.0
18the armature and moving assembly are symmetrical in two directions and so only one component of the centre
of mass and the inertia tensor are given.
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c-core
coil
support column
ribbon post
spring post
armature
shaft
ribbon
moving contact
stationary contact
springbase plate
clamp arc
(hidden) magnets
Figure 5.6: Switch assembly (top plate identical to base plate — not shown). Base plate dimensions
are 270× 230× 12 mm.
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Figure 5.7: Moving armature design. Armature height is 100 mm.
Figure 5.8: Magnetic core and coil design. Core height is 108 mm, gap dimensions are 20 × 10 ×
6 mm.
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(a) Left position
(b) Centre off position (c) Right position
Figure 5.9: Top down view of the diverter switch.
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Table 5.2: Switch assembly component properties.
Quantity Value Unit
Armature
Volume 212 cm3
Moment of inertia 2.33 kg cm2
Centre of mass −1.63 mm
Material Nylon 12 −
Density 0.94 g/cm3
Magnets
Size 10× 20× 5 mm
Volume 1 cm3
Radius 60 mm
Angular spacing 20 ◦
Material N42 (NdFeB) −
Density 7.2 g/cm3
Coercivity 0.89 MA/m
Remanence 1.1 T
Contacts
Size 12× 20× 4 mm
Volume 0.96 cm3
Radius 45.3 mm
Density 8.21 g/cm3
Moving assembly
Mass 276 g
Centre of mass −0.73 mm
Moment of inertia 4.21 kg cm2
Travel ±0.085pi rad
Cores
Gap 10× 20× 6 mm
Effective length 210 mm
Material Steel lam. 0.1 mm −
Bmax 1.5 T
µr 3000 −
Turns 60 −
Isat 10 A
Bsat(gap) 0.23 T
L 300 µH
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magnets are referred to as ‘magnets’.
5.3.3.1 Permanent magnet actuator
A permanent magnet actuator was chosen due to the high torque-to-inertia ratio possible over
competing designs (e.g. reluctance designs). When the poles are appropriately energised it is
possible to generate either net attractive or net repulsive motive forces of large magnitude. When
the poles are un-energised (i.e. zero current is flowing in the coils) an attractive force may still be
present allowing contact force to be maintained without external power.
5.3.3.2 Magnet and pole spacing
The demand for high static contact forces without excitation (i.e. with all poles in the un-energised
state) suggests a design where magnet and pole spacings are identical. In this case, each magnet
may simultaneously be positioned in a low energy state directly in a pole gap, thus the force
required to move the armature from a position satisfying this state will be large (see Fig. 5.10(a)).
This state does not exist for ‘offset’ pole-magnet spacing where every magnet cannot simultaneously
occupy a pole gap and therefore the corresponding attractive forces will be lower (see Fig. 5.10(b)).
Whilst a design that uses equal pole-magnet spacing will deliver the highest contact forces
possible given a particular magnet and pole selection, there will exist positions where near-zero
force may be delivered. In the case where the magnets exactly occupy the pole gaps, no large net
force can be expected should the poles be energised. If the energising direction is set such that
the magnets are repelled from the pole gaps, the system will be at an unstable equilibrium point
where a small movement in either direction will result in a large force being developed in the same
direction, causing the magnets to be rapidly ejected from the pole gaps. Thus it may be necessary
to employ a mechanical ‘biasing system’ such that should the armature enter into an equilibrium
state it will always be possible to exit that state (see Section 5.3.5.2 for further discussion).
(a) Equal spacing (b) Unequal spacing
Figure 5.10: Two possible pole-magnet spacings and the resulting forces when the poles are un-
energised (poles: No shading, magnets: Shading).
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x(P2)
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d(M1)
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F
Figure 5.11: Pole-magnet arrangement and magnetisation direction.
5.3.3.3 Coil drive pattern
The method of energising the poles in order to produce the highest possible motive force is relatively
straightforward for a system with equal pole and magnet spacing. The algorithm may be described
as follows.
Assuming the function x(Mm) gives the position of the m
th magnet and x(Pn) gives the position
of the nth pole, the following function may be used to find the pole n∗ closest to magnet m:
n∗ = arg min
n∈1...6
|x(Mm)− x(Pn)| . (5.37)
The current direction of this pole should be set so that
In∗ = d(Mm)F sgn (x(Mm)− x(Pn)) , (5.38)
where d(Mm) ∈ [−1, 1] is the magnetisation direction of magnet m and F ∈ [−1, 1] represents the
desired direction of the motive force. This procedure should be repeated for all m ∈ 1 . . . 4. Note
that the coil winding direction is assumed to be such that In = d(Pn), i.e. positive current causes
a positive pole magnetisation direction.
The overall effect is to set the magnetisation direction of the pole in every closest pole-magnet
pair such that the magnet is attracted towards the gap if the magnet lies behind the pole in the
desired direction of travel. Similarly, if the closet magnet lies ahead of the pole, the pole magnetised
is set such that it repels the magnet from the gap.
The remaining task is to find the best magnetisation direction arrangement for the magnets.
This is simply an alternating arrangement as depicted in Fig. 5.11. In this case, the second closest
pole will always act to attract or repel the mth magnet in the desired direction of travel.
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5.3.4 Finite element analysis of the magnetic design
Fig. 5.12 presents a set of finite element solutions of a two-dimensional representation of the three-
dimensional magnetic arrangement of the switch of Fig. 5.6. The solutions were found using the
software package FEMM v4.2 [86]. The two-dimensional model is a ‘flattened’ representation of the
actual rotary system. Anti-periodic boundary conditions are used to simulate the poles extending
‘behind’ the page: The flux leaving the top boundary re-enters at the bottom boundary19.
The problem definition in terms of physical layout and material placement is given in Fig. 5.12(a),
the materials were defined as in Table 5.2. In order to fit the relatively confined space available in
the 2D problem the coil regions are compressed and split symmetrically between top and bottom
edges. In the 3D case the pole assemblies are mounted radially so that the volume available for
the coil is greater (see Fig. 5.6). The left and right side boundaries are configured to represent the
problem existing in a large free space (µr = 1). The boundaries are set far enough from the active
region that their effect on the solution is minimal.
Figs. 5.12(c)–(j) demonstrate the static magnetic field and flux distributions with varying
magnet position and coil current density directions. The captions give the direction of all coil
currents in the corresponding figure, for example I = [+ − + − + −] indicates C1+ current
density is positive, C1− is negative, C2+ is negative, C2− is positive etc. The magnitude of the
coil current density is kept constant at 40 A/mm2. The background colour indicates magnetic flux
(B) density, the contour lines are flux lines. The arrows indicate the magnetic field (H) magnitude
and direction. The captions also indicate the net force present on the magnets (calculated using
the stress-tensor method in FEMM v4.2)
Given the area of the coils in the 2D model the current density used (40 A/mm2) produces
an MMF that is approximately equivalent to the Ampere-turns of the 3D coils operating at Isat
as indicated in Table 5.2 (the maximum gap flux density in the 2D model is approximately equal
to the measured saturation flux density Bmax, this helps to verify the modelling assumptions are
correct).
The finite element solutions presented in Fig. 5.12 are intended only as an indication of the
possible performance of the electromagnetic actuation system. Several significant approximations
and assumptions have been made in the modelling process. These are now discussed.
19the problem can be thought of as existing on a cylinder formed when the top and bottom edges of each diagram
are connected.
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(a) FEMM problem definition, Stl = Steel, NdFeB = Magnet (arrow indicates magneti-
sation direction), Cn± = Coil n with positive or negative current density (+ into page).
(b) Flux density
(|B|) scale (Tesla).
(c) x = −18.4 mm, F = 43.7 N, I = [+ − + − + −] (d) x = −15.2 mm, F = 90.1 N, I = [+ − + − + −]
(e) x = −10.4 mm, F = 197.5 N, I = [+ − + − + −] (f) x = −5.6 mm, F = 102.5 N, I = [+ − + − + −]
(g) x = −0.8 mm, F = 33.12 N, I = [+ − + − + −] (h) x = 4 mm, F = 79.9 N, I = [− + − + − +]
(i) x = 8.8 mm, F = 172.6 N, I = [− + − + − +] (j) x = 18.4 mm, F = 63.8 N, I = [− + − + − +]
Figure 5.12: FEMM v4.2 solution to a 2D magnetic problem approximately representing the 3D
arrangement of Fig. 5.6. 199
5.3.4.1 Limitations of the 2D model
The depth of the 2D problem is set as 20 mm, i.e. the depth of the pole gap and magnets from
Table 5.2. The 2D system is quite ‘thin’ compared to the other significant dimensions of the
system (e.g. the pole gap height of 6 mm). Therefore ‘end effects’ are likely to be fairly significant
in determining the overall forces acting on the magnets and these are implicitly not modelled by
the 2D solver.
The 2D problem is spatially linear in the sense that the poles are implicitly assumed to be
parallel throughout the depth of the problem. In the practical 3D case the poles are arranged in a
radial fashion, thus the poles are not parallel and the gap between them varies over the gap depth.
For the 3D case greater flux linkage between adjacent poles would be expected at the front edge
of the poles where they are closer and the air gap is smaller. It may be expected that the flux
distribution and therefore the forces acting on the magnets may be quite different from that shown
by the spatially linear 2D problem solution. Note that the spacing of the poles in the 2D problem
is chosen to be equal to the separation at the centre of the poles in the 3D case. As the magnets
are also positioned in a radial fashion, the 2D model does represent the fact that the pole gaps
and magnets line up throughout their depth.
5.3.4.2 Limitations of a static model
In the practical 3D case the armature and magnets will be moving at a varying speed through the
pole gaps. The 2D solutions are static in the sense that the magnets are assumed to be stationary
when the flux distribution and resulting forces are calculated. The eddy currents caused by the time
rate of change of the magnetic flux distribution are therefore not modelled by the 2D problem. The
assumption is made that the c-core laminations are thin enough to limit eddy current generation
to a low level such that the accuracy of the solution is not unduly affected. For this reason, a
lamination thickness of 0.1 mm (see Table 5.2) was selected (this lamination thickness is typically
used in 400 Hz transformers).
5.3.4.3 Material properties
The poles are operated at high flux density of over 1 T, therefore the saturation behaviour of the
pole material is an important aspect of the modelling process. The pole material model chosen
under FEMM v4.220 has similar permeability and saturation characteristics to that of the c-cores
used in the practical 3D case [85].
20US steel 2-S
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Should the reverse magnetic field strength experienced by the magnets exceed their coercivity
they will become demagnetised and the actuator system will fail. Given the saturation flux density
of the poles and the gap length, the 2D solution indicates that this will not be a problem (|Hmax| ≈
0.38 MA/m, compare to the coercivity for NdFeB in Table 5.2).
5.3.5 Projected performance
Obtaining multiple 2D problem solutions with varying magnet position (such as those of Fig. 5.12)
allows a force-position relationship to be determined throughout the actuation range. This is
shown in Fig. 5.13. Two separate lines are shown, one representing the net actuation force on
the magnets when the poles are in the un-energised state and one for the poles in the optimum
energised state (i.e. energised based on magnet position using the procedure of Section 5.3.3.3).
The distance parameter is taken as the centre of the magnet assembly with respect to the centre
of the pole assembly (i.e. the distance between the point midway between magnets 2 and 3 and
the point midway between pole 3 and 4 in Fig. 5.11).
5.3.5.1 Poles un-energised
In the un-energised state the armature has five equilibrium points where the net force acting on
the magnets is zero. These points may be classified into stable equilibrium points (at a distance
of -20, 0 and 20 mm) and unstable equilibrium points (at -10 and 10 mm). A stable equilibrium
point is such that a deviation from that point results in a force acting to push the armature back
toward the equilibrium point (i.e. a force in an opposite direction to the deviation). An unstable
equilibrium point is such that a deviation from that point results in a force that acts to push the
armature further away from that point (i.e. a force in the same direction to the deviation).
As intended, the stable equilibrium points correspond to the position in which the armature
should remain in the event that actuation power is lost: Left-on, centre-off and right-on. In the left
and right positions, the contact springs will exert a counter-force that acts to push the armature
toward the centre of the force-position graph of Fig. 5.13. A new equilibrium point will be found
where the combined spring forces exactly balance the magnetic force acting on the armature. It is
intended that the spring arrangement be adjusted so that the maximum contact force is exerted
by the magnetic system at the spring-magnet equilibrium point, for the left contact this implies a
force of −58.1 N at a position of −13.5 mm. The spring length and therefore the displacement-force
curve may be adjusted by moving the spring posts towards and away from the contact points (see
Section 5.3.2.3).
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Figure 5.13: Static force vs. linear position.
5.3.5.2 Poles energised
When the poles are energised as described in Section 5.3.3.3 a non-negative force may be generated
throughout the actuation range. The force may then be used to drive a simple lumped-mass
representation of the entire moving assembly
ω˙ =
r
I
F (rθ) , (5.39)
where ω = θ˙ is the angular velocity of the armature. F (x) describes the force-position relationship
of Fig. 5.13, the position x is approximated by the distance along the circular arc of radius r
given the angle θ. If the system is assumed to initially be in the steady state left-on position
where x = xL = −13.5 mm (i.e. at maximum contact force point found previously), the initial
conditions will be given by θ = θL = xL/r = 0.225 rad and ω = 0. Fig. 5.15 shows the numerical
solution to (5.39) given this initial condition and the moving assembly moment of inertia given in
Table 5.2. The actuation time is short, completing the traversal in under 6.33 ms. However the
impact velocity at the right contact is high at ωR = 141 rad/s. The impact energy is given by
E = Iω2R/2 = 8.37 J.
An alternative ‘zero impact energy’ scheme has been discussed previously in Section 5.2.3.1. If
the actuation force is reversed midway through the actuation cycle, the armature will be decelerated
and the actuation impact energy will be greatly reduced. The force exerted on the magnets may
202
Table 5.3: Actuation times between all start and end position combinations for reduced impact
energy actuation schemes, a = 8.67 ms, b = 11.3 ms, c = 8.58 ms.
PPPPPPPPStart
End
Left Centre Right
Left − b a
Centre c − c
Right a b −
be reversed by simply reversing every coil current. The magnetic force will then be −F (−x) where
F (x) is the force-position relationship of Fig. 5.13 (by symmetry −F (−x) is the force that will be
required to drive the armature from right to left, see Section 5.3.3.3). Fig. 5.15 shows the resulting
left to right actuation profile. In this case, the impact velocity (and therefore impact energy)
is much less than in Fig. 5.14. Due to the symmetry of the magnetic arrangement, the reduced
impact energy scheme is obtained with a force reversal at θ = 0.
A further case must be considered: Actuation between centre-off to right-on (or left-on) po-
sitions. A force profile resulting in greatly reduced impact energy is given for a centre to right
actuation in Fig. 5.16. As the force-position function is not symmetrical over the actuation region
between 0 and xR (or θR), the force reversal point will not be centralised, the appropriate angle
(0.149 rad) was found by trial and error. The asymmetry also means that the right-on (or left-on)
to centre-off time will not be the same as that of Fig. 5.16. There are three unique actuation times
as detailed in Table 5.3. The longest actuation time is for the centre-off to left- or right-on posi-
tions. This may be expected because of the low initial force that may be applied at the centre-off
position.
5.3.6 Assumptions made in the performance projection
The numerical simulations used to obtain the projected actuation times of Table 5.3 do not include
some second order effects that will modify the actuation times seen in a practical implementation.
The force-position information of Fig. 5.13 is derived from the 2D magnetic problem described in
Section 5.3.4 and so the accuracy limitations discussed in Section 5.3.4.1 apply. Several further
assumptions similarly limit the accuracy of the lumped mass model, these are discussed in the
following sections.
5.3.6.1 Coil drive limitations
It is assumed that the poles may be fully energised from an un-energised state instantaneously
at the start of an actuation cycle and also that their flux direction may be driven from fully-
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Figure 5.14: Full left to right armature motion using force-position data of Fig. 5.13.
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Figure 5.15: Full left to right armature motion using force reversal at θ = 0.
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Figure 5.16: Centre to right armature motion using force reversal at θ = 0.149 rad.
positive to fully-negative (and vice versa) instantaneously at the force reversal angle. In reality,
the rate of change of magnetic flux linking each pole coil is governed by the maximum excitation
voltage, the maximum driving current and the overall reluctance of the magnetic path. Inductance
measurements of the poles are given in Table 5.2. Ignoring saturation effects21, the time required
to perform a full positive to negative current reversal is
t =
2IsatL
V
, (5.40)
where V is the maximum coil drive voltage. Given the values of Table 5.2 and a driving voltage
of 100 V, t = 60µs. The reversal time is less than one hundredth of the total actuation time,
suggesting that the instantaneous reversal approximation is valid22.
A second consideration is the fact that the back-EMF across the coil terminals caused by the
rate of change of coil flux linkage may serve to reduce the voltage available to drive a particular
21saturation effects will tend to decrease the time required to reverse the current.
22the ‘small signal’ inductance of a particular pole will vary depending on the position of the magnets in the pole
gap; the small signal inductance will tend to decrease from the value given in 5.2 in cases where the magnet field
acts to increase the saturation of the pole.
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rate of change of current. The back-EMF may be calculated by
V = N Φ˙ , (5.41)
where Φ is the flux linkage. If it may be assumed that the flux through the coils increases linearly
from zero to a maximum value Φmax when a magnet passes from fully outside the pole gap to fully
inside the gap whilst travelling at a constant velocity v, the back-EMF may be approximated by
V ≈ NΦmaxv
d
, (5.42)
where d is pole spacing and N is the number of coil turns. The maximum armature angular velocity
seen in the reduced impact energy scheme is ωmax = 104 rad/s (see Fig. 5.15). The resultant linear
velocity at the magnet centre at radius r is then v = rωmax. If the flux density in the core may be
assumed to be constant throughout the pole area, the flux linkage Φmax = ABmax where A is the
cross sectional area of the pole. The maximum flux density Bmax observed in Figs. 5.12(c)–(j) is
about 1.2 T. The back-EMF may then be found using
V ≈ rNABmaxωmax
d
. (5.43)
Using the dimensions from Table 5.2, A = 200 mm2 and therefore V = 8.99 V. Thus, in the worst
case, the back-EMF can be expected to reduce the achievable rate of change of coil current as
calculated in the previous paragraph by less than 10 %.
5.3.6.2 Frictional forces
The model describes only inertial forces and contains no description of frictional forces, for example,
bearing friction and windage. It is reasonable to assume that the bearing friction (which will
manifest as a torque opposing the motion) will be small compared to the large actuation torque.
The armature assembly presents a relatively large frontal area in the direction of motion and so
it may initially be expected that windage losses may be significant. However, the peak armature
velocity is relatively low compared to that encountered in similarly sized electrical machines where
windage losses are a small fraction of output power. Therefore it is assumed that frictional forces
will not reduce the accelerating torque significantly.
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5.3.6.3 Spring effects
The effect of the forces exerted by the contact springs has been neglected. The force exerted by a
cantilever deflected a distance w is
f(w) =
3eJw
L3
. (5.44)
For a given maximum force, the cantilever deflection will be
wmax =
fmaxeJ
3EJ
. (5.45)
The energy stored in a cantilever deflected by a point force over a distance wmax
E =
∫ wmax
0
f(w).dw =
3eJw2
2L3
=
fmaxwmax
2
. (5.46)
For the spring design of Section 5.3.2.3, wmax ≈ 5 mm, from Section 5.3.5.1 fmax ≈ 58.1 N, therefore
E = 0.291 J. To a first approximation the energy stored in the spring is returned to the armature
as an impulse at the beginning of the movement. Therefore, the effect of the contact springs may
be modelled as changing the initial conditions to be such that the armature starts with a velocity
given by
ωL =
√
2E
I
. (5.47)
For the armature properties of Table 5.2, ωL = 26.3 rad/s. The effect is to reduce the left to
right actuation time from 8.67 ms to 7.53 ms and the left to centre (and right to centre) time
from 8.58 ms to 8.16 ms (these results were extracted from numerical solutions with adjusted force
reversal angles such that a greatly reduced impact energy scheme is maintained). The centre to
right (and centre to left) times are not changed as there is no spring force in the centre-off position.
In reality, the spring forces will reduce the actuation times by slightly less: The energy delivery
will be spread over the spring deflection angle and not be concentrated as an impulse, also any
real spring will be imperfect in the sense that it will not return all the energy consumed during
the initial deflection when released into the un-deflected state23.
5.3.6.4 Ribbon effects
No account is made of the deflection forces generated by the armature ribbon connections. Due
to symmetry the net torque exerted by the ribbons will be zero in the centre-off position, but
23a further factor is that as the end of the spring will be moving at the same velocity as the armature contact
when they cease to be touching, some of the stored energy will be lost as kinetic energy in the still-moving spring.
It is assumed the contact mass is small and therefore this kinetic energy will also be small.
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it should be expected that away from this position the ribbons will produce a torque acting to
return the armature to the centre-off position. To a first approximation, the ribbons will act as
springs in a similar manner to that described in the previous section: The ribbons are not lossy
and the energy consumed in deforming them when moving from the centre-off position to either
on position will be returned in when the motion is reversed. However, the impulse model is not
appropriate as the ribbon forces will be present throughout the motion. The effect will be to
somewhat concentrate the motive forces at the left-on and right-on positions which will lead to
a slight decrease in actuation time. As discussed in Section 5.3.2.3, the thickness of the ribbons
will strongly determine the deflection forces but these forces may be made small by using several
parallel ribbons of reduced thickness. It is assumed that the net torque generated by the ribbon
deflection will be small compared with the magnetic actuation forces.
In conclusion, the first and second factors (coil drive limitations and friction forces) will tend
to increase actuation times. However, the last two factors (spring and ribbon effects) will tend to
decrease actuation times. Whether the overall effect is a shortening or lengthening of the actuation
times from those predicted by the simple lumped mass model depends mostly on the magnitude of
the windage forces which are difficult to compute with accuracy given the complex physical shape
of the armature.
5.3.7 Construction of the switch
Construction of a prototype switch based on the mechanical and magnetic models detailed in the
previous sections has begun. At the time of writing, construction of the switch has not been
completed. The current state of the prototype is shown in Fig. 5.17. The plastic parts (top
and base plates, armature and posts) were manufactured by a Selective Laser Sintering (SLS)
process [83]. The cores are custom manufactured using the strip-winding process incorporating
0.1 mm laminations in high grade transformer steel [85]. The magnets (hidden in Fig. 5.17) are
NdFeB grade N42 (see Table 5.2 for more information including part dimensions). A rotary encoder
is used to determine the angular position of the armature with respect to the pole assembly.
The prototyping process has revealed one major aspect of the design that was not fully resolved
in the design stages: That of the air gap tolerance. The core gap is set at 6 mm and the magnet
and rear armature thicknesses are 5 mm. Therefore, in the ideal case, there will be an air gap
of 0.5 mm above and below the magnets. During construction of the prototype the part (and
assembly) tolerances required to maintain a working air gap were revealed to be quite stringent.
Two major factors are at play:
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• The strip-winding process used in the manufacture of the cores produces large variations
between individual units. This was known in advance and was taken account of in the design
process by including individual grub-screw height and positioning adjustments for each core,
allowing the core gaps to be positioned exactly despite core to core variations in relative gap
location. However, the adjustment process proved to be technically challenging to perform
due to the interplay of adjustments between various grub-screws. It was found that using
a rigid aluminium spacer inserted tightly into every core gap simultaneously during the
adjustment process allowed a relative tolerance of approximately 0.2 mm to be achieved.
Thus, the relative top and bottom air gap sizes may have a ratio of up to about 7:3 in the
worst case.
• Due to the slight misalignment between poles gaps resulting from the manual adjustment
process, the armature magnets will experience a vertical force that acts in the direction of
the smaller air gap. This force was in some cases observed to cause the rear section of
the armature to flex far enough to cause the air gap to be reduce to zero, i.e. cause the
magnets and core to come into contact. By careful re-adjustment of the core alignment
and the adjustment spacers (see Fig. 5.17) it was possible to maintain a functioning air gap
throughout the armature movement.
In conclusion it may be said that the switch design presented in this chapter is operating at the
limits of what may be achieved given the materials and manufacturing processes chosen for the
prototype. Three design modifications are envisaged that could significantly ease assembly:
• The core gap size could be increased to 7 mm, resulting in a nominal air gap of 1 mm above
and below the magnets, in this case it is expected that the pole alignment process would
be simplified greatly. Unfortunately, finite element analysis suggests that actuation forces
would be reduced by up to 30 % in this case.
• The armature has been designed with radial holes that run through the rear section that
hold the magnets (see Fig. 5.7). It is envisaged that long bolts may be driven through
these holes to increase armature stiffness and alleviate some of the adjustment problems
discussed previously. This has not yet been implemented for three reasons: Firstly, these
bolts must be non-ferrous as ferrous metals will disrupt the magnetic flux distribution and
likely severely degrade switch performance. Secondly, even if the bolts were a non-ferrous
metal they would be conductive and thus potentially represent a large eddy current loss
during actuation. Thirdly, the first readily available non-ferrous metal choice is aluminium,
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base platearmaturesupport column spring post core coil
rotary encoder top plateadjustment spacers
Figure 5.17: Photograph of the partially assembled switch (contacts, springs, ribbons and ribbon
posts not mounted).
unfortunately aluminium has relatively poor stiffness for a given bolt diameter. Titanium
alloys are also non-ferrous and offer much greater stiffness but are much more difficult to
source.
• Core manufacture using an alternative to the strip-winding process may produce higher
tolerances and smaller unit-to-unit variation, thereby significantly easing (or eliminating) the
adjustment process. Unfortunately, it is generally expensive to obtain custom manufactured
magnetics using processes other than strip-winding, especially in small quantities.
The solution that avoids sacrificing actuation performance is to improve the design of the core
assembly whilst maintaining a small air gap and a nylon-only armature. For a mass-produced,
fully cost-engineered design it is expected that a form of integrated magnetics would be chosen.
Such a design could be a single-piece laminated steel construction such that gap alignment and
part stiffness is guaranteed.
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5.4 Summary
The requirement for a fast mechanical diverter switch to compliment the new hybrid diverter
design of Chapter 3 was identified. This chapter detailed the design process for a diverter switch
for distribution level OLTC applications with an end-to-end actuation time target of under 10 ms.
A range of switch topologies were compared and contrasted with the conclusion that a rotary-type
double-throw switch would offer the best overall performance. The optimal angular placement of
the switch contacts and the contact forces required to support a given load current were calculated.
Zero impact energy actuation schemes were presented as a method to reduce mechanical wear of the
switch contacts and achieve a very large number of lifetime operations. A full design of a prototype
switch was performed, including the design and modelling of a permanent magnet actuator. A two
dimensional finite element model of the actuator system combined with a lumped mass model of
the mechanical system was used to predict the performance of the switch and suggested that the
targeted actuation time was achievable. The chapter concluded with some details of the on-going
construction of a prototype switched based on this design work.
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Chapter 6
Modelling and optimal modulation of
thin power electronic converters
Optimal modulation schemes for switch-mode power electronic converters tackle the problem of
producing a desired set of harmonic components at the converter output by driving the active
devices with a specially constructed switching pattern. The literature contains analytic and nu-
merical methods for solving the DC to AC case where an ideal DC source is ‘chopped’ to produce a
fundamental output harmonic plus some desired (often zero amplitude) higher harmonics [87,88].
Some algorithmic optimal modulation schemes have been shown to be computationally efficient
enough to be implemented in real time on low-cost microcontrollers [89].
It may be said that optimal modulation schemes seek to gain the greatest possible harmonic
control over the output given a limited number of switching instances and as such are especially
important for low switching frequency systems where the average switching frequency may be in
the region of only 11 to 21 times the fundamental frequency. Very high-power systems may be
switching frequency limited by the physical size and type of the semiconductors devices that must
be employed (for example, the use of high voltage gate turn-off thyristors normally entails the use
of switching frequencies below 1 kHz [90]).
Here a more general optimal modulation problem is considered than the straight DC to AC
case. The input of the converter is not assumed to be a fixed DC voltage but instead is itself
composed of a set of harmonics, thus making the system an AC-to-AC converter. The system also
contains one or more linear filters between the idealised input voltage and the switcher section,
thus the current drawn by the switcher section will affect the input voltage it sees, causing an
interdependent relationship where the chosen switching pattern modifies the voltage at the input
to the switcher. This relationship must be captured in the process of describing the system. This
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is a similar scenario to that encountered when attempting to compensate for DC link voltage ripple
in a traditional inverter system [91].
The system as a whole is assumed to be operating in the steady-state so that all circuit quan-
tities (voltages, currents) are composed of integer multiples of a fundamental frequency (i.e. all
quantities are periodic at the fundamental frequency). In this case, the circuit may be approxi-
mately described in the frequency domain by considering all circuit quantities as collections of har-
monics of the fundamental frequency, from multiple zero up to some chosen higher multiple. This
approach of describing a system by the harmonic content of the circuit quantities is particularly
appropriate for use with thin power electronic AC-to-AC converters targeted at transmission and
distribution systems. These converters would typically operate at the fundamental line frequency
in pseudo-steady-state (the overall operating conditions change very little over one fundamental
period), but the converters do not allow the assumption of a constant internal DC bus voltage (as
may be appropriate for a back-to-back inverter, for example).
Examples of thin power electronic AC-to-AC converters are the Inverterless Active Filter
(ILAF) [92] and the Controllable Network Transformer (CNT) [93]. These devices do not incor-
porate the intermediate DC stage and corresponding DC bus capacitor of the traditional inverter
setup. The ILAF is an example of an active power filter used to generate anti-phase currents for
cancelling unwanted harmonics within a power network. Typically such devices may be placed
near large non-linear loads in order to reduce harmonic distortion and increase power factor. The
CNT allows control of the relative voltage magnitudes between two buses on an electrical network,
much like a standard Line Frequency Transformer (LFT) and On-Load Tap Changer (OLTC) ar-
rangement. In addition, the CNT allows the harmonic content of the output quantities and the
relative phases of the two voltages to be adjusted, a capability that is not normally provided by
standard OLTC systems [16,17].
The advantage of direct AC-to-AC conversion over the more traditional back-to-back inverter
solution is the reduction in the number of semiconductor devices and the elimination of the DC
bus capacitor. Energy storage is instead provided by the input and output filters in such a way
that their energy storage capacity is used more efficiently than that of a DC bus capacitor (where
the ripple voltage is a small fraction of the DC bus voltage). The filters are generally low pass
and designed to suppress harmonics at or above the switching frequency but may also incorporate
band pass or band stop filters tuned for a particular harmonic [93].
After developing steady-state, frequency domain models of the ILAF and CNT the selection
of optimal modulation waveforms through numerical solution of a general non-linear constrained
optimisation problem is investigated. The ILAF and CNT models are used to construct both an
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objective function to be minimised and a set of non-linear constraints that describe the desired
harmonic content of the output quantities. The decision variables are a representation of the
switching instances across one fundamental cycle. The problem is formulated so that any average
switching frequency may be chosen, although care must be taken to ensure that the total number
of harmonic constraints imposed on the problem is reasonable given that choice.
The ILAF problem is somewhat simpler in formulation than that of the CNT and so it is used
as the main example problem in the earlier sections. However, the method presented is general
and is applied to the CNT in later sections.
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6.1 Modelling the ILAF in the frequency domain
The ILAF implementation considered here has the high level form shown in Fig. 6.1. It may be
logically broken down into three blocks: F , D and G. F is the input filter, designed to have a low
pass effect to attenuate harmonics above the average switching frequency of D, the switch-mode
buck converter section. G is the ‘reflecting filter’ that provides a transformation between buck
converter output voltage and current. An algebraic expression in the frequency domain governing
the behaviour of the ILAF circuit as a whole is now developed. First a representation of the buck
converter block D is developed. Second, the linear filters G and F are described in a manner
that is compatible with the buck converter representation. Third, an overall expression is found
relating each block by the voltages and currents that they share at each port.
ia if id
vs vf vdF GD
Figure 6.1: Example inverterless active filter block diagram.
6.1.1 Time-domain representation of the buck converter
A buck converter produces a ‘chopped’ output voltage1 v¯2 from the input voltage v¯1 and a chopped
input current i¯2 from the output current i¯1. This process is illustrated in Fig. 6.2. The relationship
between inputs and outputs may be described by
v2(t) = d¯(t, x, l)v1(t) , (6.1)
i2(t) = d¯(t, x, l)i1(t) . (6.2)
Where d¯(t, x, l) is a periodic switching function dependant on time t, a switching instance vector
x and a binary value l ∈ {0, 1} by
d¯(t, x, l) :=
 not(l) if xi ≤ t+ 2npi < xi+1 for i ∈ 1, 3, . . . , Ns − 1 and n ∈ Z ,l otherwise ,
where −pi ≤ x1 < x2 . . . < xNs < pi . (6.3)
1an overbar is used to denote a time domain quantity.
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An example of the switching function with Ns = 12 and l = 1 is depicted in Fig. 6.3. The definition
of the switching function only makes sense if Ns is even: If Ns is made odd the switching function
will no longer be periodic. Ns must also be an integer (i.e. the switching function is synchronous). l
may be described as the ‘starting value bit’, i.e. if l = 0 the switching function ‘starts’ in the off
state and if l = 1 it starts in the on state.
i2
D t
t
t
t
v1 v2
t
i1
i2(t)
v1(t)
i1(t)
v2(t)
d(t,x,l)
Figure 6.2: The effect of a buck converter on input voltage and output current.
x1 x2 x3 x4 x5 x6 x7 x8 x9 x10 x11 x12-π
0
π
1
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t
d
Figure 6.3: The switching function d¯(t, x, l) over −pi < t < pi.
6.1.2 Frequency domain representation of the buck converter
Any periodic, real-valued time-domain signal (such as a circuit voltage v) of period 2pi can be
approximated by two sequences of finite length2, v(a) and v(b), each composed of a truncated set
of the Fourier series coefficients of v. v(a;m) denotes the magnitude of the mth in-phase harmonic
of v and v(b;m) denotes the magnitude of the mth quadrature harmonic of v
v(t) ≈
Nh∑
m=0
v(a;m) cos(mt) +
Nh∑
m=1
v(b;m) sin(mt) .
2the absence of a diacritic is used to denote a column vector of frequency domain fourier coefficients of a quantity.
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All circuit quantities (voltages, currents) can thus be approximately represented in the frequency
domain as a ‘stacked’ vector v of the two sequences
v =
v(a)
v(b)
 = [v(a;0) . . . v(a;Nh), v(b;1) . . . v(b;Nh)]T .
The representation is approximate because some high frequency information is lost when harmonics
greater than Nh are discarded.
The buck converter output voltage (v2) may be found, in the frequency domain, by considering
four sets of vectors that map the input harmonics to the output harmonics. Consider the in-phase
input component of period 2pi/mmultiplied by d¯(t, x, l), producing the output in-phase components
described by the vector α
(a)
m and the quadrature components described by the vector α
(b)
m :
α(a;n)m (x, l) =
1
pi
∫ pi
−pi
d¯(t, x, l) cos(mt) cos(nt) dt , (6.4a)
α(b;n)m (x, l) =
1
pi
∫ pi
−pi
d¯(t, x, l) cos(mt) sin(nt) dt . (6.4b)
Consider the quadrature input component of period 2pi/m multiplied by d¯(t, x, l), producing the
output in-phase components described by the vector β
(a)
m and the quadrature components described
by the vector β
(b)
m :
β(a;n)m (x, l) =
1
pi
∫ pi
−pi
d¯(t, x, l) sin(mt) cos(nt) dt , (6.4c)
β(b;n)m (x, l) =
1
pi
∫ pi
−pi
d¯(t, x, l) sin(mt) sin(nt) dt . (6.4d)
For brevity, the following functions are defined
u(x, l) := 2l +
1
2pi
Ns∑
i=1
(−1)l+ixi , (6.5)
sk(x, l) :=
1
2kpi
Ns∑
i=1
(−1)l+i sin(kxi) , (6.6)
ck(x, l) :=
1
2kpi
Ns∑
i=1
(−1)l+i cos(kxi) . (6.7)
Using these definitions, Table 6.1 gives the evaluation of each integral in (6.4) dependent on m
and n. The sets of vectors α(a), α(b), β(a), β(b) may be composed into a square matrix D(x, l) ∈
<(2Nh+1)×(2Nh+1). This matrix may be used to relate the output voltage and the input voltage of
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Table 6.1: Integral evaluation for the four cases.
m = n = 0 m = 0, n > 0 m > 0, n = 0 m = n > 0 m > 0, n > 0,m 6= n
α
(a;n)
m u(x, l) sn(x, l) 2sm(x, l) u(x, l) + sm+n(x, l) sm+n(x, l) + sm−n(x, l)
α
(b;n)
m 0 −cn(x, l) 0 −cm+n(x, l) cm−n(x, l)− cm+n(x, l)
β
(a;n)
m 0 0 −2cm(x, l) −cm+n(x, l) −cm+n(x, l)− cm−n(x, l)
β
(b;n)
m 0 0 0 u(x, l)− sm+n(x, l) sm−n(x, l)− sm+n(x, l)
the buck converter by
vout︷ ︸︸ ︷v(a)out
v
(b)
out
 =
D(x,l)︷ ︸︸ ︷α(a)0 . . . α(a)Nh α(b)1 . . . α(b)Nh
β
(a)
0 . . . β
(a)
Nh
β
(b)
1 . . . β
(b)
Nh

vin︷ ︸︸ ︷v(a)in
v
(b)
in
 . (6.8)
From now on, the explicit dependence of D on x and l is dropped for brevity. For a given switching
vector and starting value bit it is possible to write3 vout = Dvin.
6.1.3 Matrix representation of linear filters in the frequency domain
In order to represent a linear filter in a way that is compatible with the transfer matrix represen-
tation of the buck converter, each filter is described using a square matrix of the same dimensions
as the transfer matrix populated by the real and imaginary components of the filter gains at every
harmonic. The ILAF is composed of one 1-port and one 2-port filter. Starting with an example
1-port filter such as that shown in Fig. 6.4(a) possessing a transfer function4 g˜(jω) relating the
input voltage to the input current by
i˜(jω) = g˜(jω)v˜(jω) ,
3it should be noted that the description of the buck converter used here is equally valid for a boost converter. A
boost converter is simply a ‘back-to-front’ buck converter, and therefore the describing equations are reversed but
the transfer matrix D is unchanged, i.e. if a boost converter is substituted in place of the buck converter of Fig. 6.2
the describing equations become v1 = Dv2 and i1 = Di2.
4an over-tilde is used to denote a filter function described in the frequency domain.
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two vectors may be constructed by separately considering the real and imaginary parts of the filter
gain at every harmonic number up to Nh with a fundamental frequency ω0 = 2pi,
g(a) = Re([g˜(0), g˜(jω0), . . . g˜(jNhω0)]
T ) , (6.9)
g(b) = Im([g˜(jω0), g˜(j2ω0), . . . g˜(jNhω0)]
T ) . (6.10)
A representation of the filter g˜ that is compatible with the transfer matrix formulation can be
written by suitably arranging the components of the two vectors g(a) and g(b) into a square ma-
trix G ∈ <(2Nh+1)×(2Nh+1)
i︷ ︸︸ ︷i(a)
i(b)
 =
G︷ ︸︸ ︷
diag(g(a))
 0
−diag(g(b))

[
0 diag(g(b))
]
diag(g(a;1...Nh))

v︷ ︸︸ ︷v(a)
v(b)
 ,
where the superscript g(a;1...Nh) specifies all components of g(a) apart from g(a;0). It is now possible
to write i = Gv.
A 2-port filter such as that shown in Fig. 6.4(b) may be treated as a grouping of four functions,
f11, f12, f21, f22 (the hybrid parameters) relating the input and output quantities as follows
v˜2
i˜2
 =
f˜︷ ︸︸ ︷f˜11 f˜12
f˜21 f˜22

v˜1
i˜1
 .
Each function may be represented in a similar way to the 1-port filter function g˜ so that
v2 = F11v1 + F12i1 , (6.11)
i2 = F21v1 + F22i1 , (6.12)
where F11, F12, F21, F22 ∈ <(2Nh+1)×(2Nh+1).
6.1.4 Steady-state, frequency domain expression for the ILAF
Using the buck converter and filter representations given above it is now possible to find the
amplitudes of the steady-state harmonics in an ILAF operating with a given switching pattern
defined by an x, l pair and an input voltage vs. The quantity of interest is the input current (or
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iv G
(a) A one port filter block G
representing the filter func-
tion g˜(jω).
i2 i1
v1 v2F
(b) A two port filter block F represent-
ing the filter function f˜(jω).
Figure 6.4: One and two port filters.
filter current) ia. With reference to Fig. 6.1, the basic equations governing the behaviour of the
ILAF are
vf = F11vs + F12if , (6.13)
ia = F21vs + F22if , (6.14)
vd = Dvf , (6.15)
if = Did , (6.16)
id = Gvd . (6.17)
Combining these and solving for the intermediate quantity vf gives
vf (x, l) = F11vs + F12DGDvf , (6.18)
= (I − F12DGD)−1F11vs . (6.19)
Now the ILAF input current may be found as
ia(x, l) = F21vs + F22DGDvf ,
= (F21 + F22DGD(I − F12DGD)−1F11)vs . (6.20)
Thus the harmonic content of the ILAF input current (and all other circuit quantities) may be
approximated in the frequency domain from the input voltage, the filter matrices and the switching
vector via the above set of algebraic equations. If the input voltage and filters are considered
constant, the in-phase and quadrature components at every frequency up to Nh are non-linear
functions of x and l alone, each of which may be obtained by considering the appropriate row of ia
from (6.20).
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6.1.5 Steady-state, frequency domain expression for the CNT
In a similar manner as presented in the previous section and with reference to Fig. 6.5 the steady-
state harmonics present in a CNT may be found from the basic circuit equations
vk = K11vu +K12ik , (6.21)
ib = K21vu +K22ik , (6.22)
ve = Dvk , (6.23)
ik = Die , (6.24)
vl = L11ve + L12il , (6.25)
ie = L21ve + L22il , (6.26)
il = Mvl . (6.27)
In this case, the quantities of interest are the primary side input current, ib and the secondary
side output voltage, vl. The block M represents the secondary side load, thus the secondary side
current is simply Mvl. vu is the primary supply voltage. Solving for the intermediate quantity vk
first
vk(x, l) = (I −K12D(L21 + L22M(I − L12M)−1L11)D)−1K11vu , (6.28)
vl(x, l) = (I − L12M)−1L11Dvk , (6.29)
ib(x, l) = K21vu +K22D(L21 + L22M)vl . (6.30)
It helps to define
X = (I − L12M)−1L11 , (6.31)
Y = L21 + L22X , (6.32)
Z = I −K12DYD . (6.33)
(6.34)
The intermediate quantity vk may then be written as
vk(x, l) = Z
−1K11vu , (6.35)
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The CNT output voltage and input current are then
vl(x, l) = XDZ
−1K11vu , (6.36)
ib(x, l) = (K21 +K22DYDZ
−1K11)vu . (6.37)
ib ik il
vu vk veK LD vl
ie
M
Figure 6.5: Example controllable network transformer block diagram.
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6.2 An optimisation method for finding switching patterns for
the ILAF
The problem of finding a switching vector that will generate the desired input current harmonics
can be expressed as a constrained optimisation problem in x and l. Given knowledge of the input
voltage and filter transfer functions, an optimal switching vector5 xˆ and starting value bit lˆ are
sought that will produce the desired set of input current harmonics iˆa (up to a harmonic number h)
whilst minimising the fundamental component of the input current. This may be formally defined
as
xˆ, lˆ = arg min
x,l
(
i(a;1)a (x, l)
)2
+
(
i(b;1)a (x, l)
)2
, (6.38a)
subject to

i
(a;0)
a (x, l) = iˆa
(a;0)
,
i
(a;2...h)
a (x, l) = iˆa
(a;2...h)
,
i
(b;2...h)
a (x, l) = iˆa
(b;2...h)
,
(6.38b)
and − pi < x1 < x2 . . . < xNs < pi . (6.38c)
The linear inequality constraints (6.38c) are the same as (6.3); they enforce bounds and ordering
on the switching instances. Unfortunately, this optimisation problem is non-standard because one
of the decision variables is the binary value l and so the objective function (6.38a) and non-linear
equality constraints (6.38b) are discontinuous. Thus, optimisation techniques that are designed for
continuous functions may not be applied directly to this problem. It is necessary to reformulate
the problem such that l is not a decision variable, resulting in objective and constraint functions
that are continuous so that standard optimisation algorithms may be applied. A reformulation
that achieves this goal is
x` = arg min
x
i(a;1)a (x, 0)
2 + i(b;1)a (x, 0)
2 , (6.39a)
subject to

i
(a;0)
a (x, 0) = iˆa
(a;0)
,
i
(a;2...h)
a (x, 0) = iˆa
(a;2...h)
,
i
(b;2...h)
a (x, 0) = iˆa
(b;2...h)
,
(6.39b)
and
 x1 < x2 . . . < xNs ,xNs − 2pi < x1 . (6.39c)
5a hat is used to indicate an optimal value satisfying a problem such as (6.38).
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Here l = 0 and the linear equality constraints (6.38c) have been rewritten as (6.39c). Particular
attention must be given to these new linear inequality constraints; they are formulated such that the
components of the solution6 x` are strictly ordered and confined to span no more than 2pi. However,
there is no constraint on the absolute values of the components and therefore a particular solution
may include an arbitrary constant added to each. Its is desirable to relate a solution vector x`
produced from problem (6.39) to a solution of problem (6.38), i.e. obtain a xˆ and binary value lˆ
that may be used in the switching function definition of Section 6.1.1. This entails that the entries
of xˆ must obey (6.3), i.e. that they be ordered and lie in the region [−pi, pi]. On examination
of the equations of Table 6.1 it may be noted that the summation u(x, l) is independent of any
arbitrary constant added to the components of x but that sk(x, l) and ck(x, l) are only independent
of constants that are integer multiples of 2pi, therefore a solution generated by (6.39) may first be
‘normalised’ by applying a modulo operation in base 2pi. This operation will ensure that x overlaps
the region [−pi, pi] but further measures must be applied in order to ensure that x lies completely
within the region and also to find l. To do this, note that if the last component of x is greater
than pi then 2pi may be subtracted from it and x may be reorganise such that this component is
placed first and all other quantities are moved ‘down’ one place. By inverting the starting value
bit l from that initially assumed the summations u, sk and ck remain unchanged despite this
modification to x. Likewise, if the first component of x is smaller than −pi then 2pi may be added
to it, and x reorganised such that this component is placed last and all other components are
moved ‘up’ one place and finally, l is inverted. By repeatedly performing these operations until
no component of x lies outside [−pi, pi] xˆ and lˆ may be produced from x`. Algorithm 6.1 formally
describes this ‘normalisation’ process.
The optimisation problem (6.39) is non-convex and in general there is no guarantee that it
will have a feasible solution for a given set of desired input current harmonics or that if such a
solution exists that it will be unique. It is clear that for a solution to exist the constraints must
be ‘reasonable’ in the sense that the underlying physical circuit must be capable of producing the
desired input current harmonics; for example, very large current magnitudes are unlikely to be
feasible due to the limited input impedance of the ILAF circuit. It is not obvious whether it is
possible to determine the feasibility of a given set of constraints efficiently in advance of attempting
to solve the optimisation problem itself. However, in general, the maximum number of independent
non-linear constraints that may be satisfied simultaneously will be equal to the number of decision
variables, Ns. Individual in-phase and quadrature harmonic constraints are independent and so a
6a grave is used to indicate an optimal value satisfying a problem such as (6.39).
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necessary condition for feasibility of the optimisation problem is
Nc ≤ Ns , (6.40)
where Nc is the total number of non-linear constraints. For the problem above, Nc = 2h − 1 (in
this case Nc is always odd due to the inclusion of the DC component of iˆa in the constraints).
Algorithm 6.1 An algorithm for finding xˆ and lˆ from x`, ‘fix’ is the round-towards-zero operation,
‘csu’ and ‘csd’ are circular-shift-up and and -down operations respectively.
lˆ← 0
n← fix (x`1/2pi)
xˆ← x`− 2npi
while xˆ1 ≥ pi do
xˆ1 ← xˆ1 − 2pi
xˆ← csu(xˆ)
lˆ← not(lˆ)
end while
while xˆNs ≥ pi do
xˆNs ← xˆNs − 2pi
xˆ← csd(xˆ)
lˆ← not(lˆ)
end while
6.2.1 Numerical solution of the ILAF optimisation problem
There exist many software packages for finding local solutions to general constrained non-linear
optimisation problems, good results have been achieved with the optimisation software package
IPOPT 3.3.4 [94] under MATLAB 7.4. All computations were performed on a 2.66 GHz Intel Xeon
machine with IEEE double precision arithmetic.
The exact gradients of the objective function (6.39a) and the non-linear equality constraints (6.39b)
may be calculated relatively inexpensively from the partial derivatives of the functions in Table 6.1.
These are given in Appendix I. Second order information may also be calculated from the second
partial derivatives of the same functions but are far more computationally expensive to produce
(due to the number of matrix multiplications that must be performed when using ∂
2D
∂xi∂xj
to cal-
culate ∂
2ia
∂xi∂xj
) and so features of the optimisation package that estimate second order information
from the gradients are employed.
Setting Ns close to Nc (but obeying (6.40)) was found to cause the IPOPT package to be unable
to find a solution, or result in very slow convergence. It was found to be necessary to ‘relax’ the
problem by increasing the number of switching points for a given number of non-linear constraints.
This is clearly not ideal in the sense that a solution that contains more than the minimum number
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of switching points is an inefficient use of the switch-mode converter. However, the solutions
generated by IPOPT under these relaxed conditions tend to include pairs of consecutive switching
points that are very close together, such that the corresponding switching function contains very
short on or off pulses. Negligibly short pulses cannot have an effect on the operation of the
physical circuit and indeed could not be reproduced faithfully by a real system. Thus a switching
vector with these extraneous pulses removed produces a result that is identical in physical effect
to the original switching vector. Therefore, a final ‘post-processing’ stage is introduced in which
all switching points that satisfy xi+1 − xi <  are removed ( should be in the region of ten times
greater than the numerical accuracy of the solution). Note that the start and end components
must be treated separately: If xNs−x1−2pi <  (this can only happen when x1 ≈ −pi and xNs ≈ pi)
then both components may be removed but the starting value bit l must be inverted. After the
post-processing stage, the switching vector length is typically reduced to the minimum required
(i.e. Ns = Nc + 1 for the ILAF). This is an interesting property of the optimisation problem (6.39)
and the IPOPT package.
The complexity of the optimisation problem is independent of the actual filter designs because
the filter matrices are simply collections of real and imaginary gains across the frequencies of
interest. However, more complex filters are likely to be more sensitive to component variation
than simpler alternatives and so their accurate real-world representation by the matrices F and G
may become problematic.
In many practical cases it may be appropriate to simplify the problem by assuming that the
input voltage contains no even order harmonics. Under this condition, and if no even order
harmonics are desired in the input current, half-wave symmetry may be enforced upon the switching
vector such that
xi+Ns/2 = xi + pi , for i = 1 . . . Ns/2 .
In this case, every row corresponding to an even order harmonic in (6.20) may be removed, signif-
icantly reducing the computational requirements of the problem. Such an assumption reduces the
number of calculations that must be performed at each iteration of the optimisation algorithm for
a given choice of Ns and corresponding h by a factor of approximately 2
3, assuming the iteration
time is dominated by the calculation of objective function and non-linear constraint gradients.
The cube factor is a result of all model matrices shrinking by a factor of two in both dimensions
(due to the removal of even order harmonic terms), coupled with a halving in decision variable
length (due to half wave symmetry). A further reduction in problem complexity is possible by
considering quarter wave symmetric waveforms. However, it is less clear if there would be useful
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Figure 6.6: Example inverterless active filter circuit diagram (note that parasitic elements are not
shown).
Table 6.2: Harmonic content of vs for the ILAF example problem.
n v
(a,n)
s v
(b,n)
s
0 0.009
1 0 1
2 0.015 0.045
3 0.039 0.007
4 0.012 0.013
5 0.017 0.020
6 0.003 0.027
7 0.021 0.002
practical applications of such a system as the ability to control the relative magnitudes of the
in-phase and quadrature components of the output waveform would be lost, i.e. the system would
be incapable of independently controlling the magnitudes and phases of the output harmonics.
6.2.2 Example: Cancelling rectifier current distortion with the ILAF
A classic application example for an active filter is the task of reducing harmonic distortion pro-
duced by a passive three-phase rectifier. An example case is now presented where a balanced
but distorted three-phase supply is connected to an active rectifier driving an L-R load. Three
identical shunt connected ILAF devices (one per phase) are arranged as shown in Fig. 6.7 and are
used to cancel undesired harmonics present in the rectifier current ir. For simplicity, the circuit
is configured with a neutral connection so that the system may be considered as three identical
single-phase systems. It is chosen to control up to the 19th harmonic of the ILAF input current ia,
therefore h = 19 and so Nc = 37 and Ns = 38. The harmonic content of the input voltage vs is
given in Table 6.2.
The design of the ILAF filter blocks is as follows: The input block F is a second order LC low
pass filter and block G is the same form as the series LC circuit employed in [95]. The circuit is
depicted in Fig. 6.6 with the values given in Table 6.37.
7ESR: Equivalent Series Resistance, EPR: Equivalent Parallel Resistance.
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Table 6.3: ILAF example problem circuit values.
Component Value Unit
L1 0.02 H
L1 ESR 0.01 Ω
C1 0.02 F
C1 EPR 100 Ω
L2 0.02 H
L2 ESR 0.1 Ω
C2 0.5 F
C2 EPR 100 Ω
ω0 2pi rad/s
Fig. 6.8 shows time and frequency domain plots of the important circuit quantities for one phase
of the system of Fig. 6.7 modulated by an xˆ, lˆ pair found from a local solution of (6.39). The top
plot shows the supply voltage and the current drawn by the passive rectifier. The middle plot shows
the optimal modulation waveform represented by the xˆ, lˆ pair and the resulting ‘corrected’ current
drawn from the supply (i.e. the sum of the rectifier current ir and the ILAF input current ia).
This waveform demonstrates a large reduction in harmonic distortion over the ‘uncorrected’ rectifier
current of the top plot. The bottom plot shows the magnitude of the reference correction harmonics
(which are chosen such that iˆa = −ir) and the actual harmonics produced by the ILAF. There is
close agreement between the reference and the actual input current harmonics for those that are
included in the constraints (6.39b), i.e. the DC component and the second through to the 19th
harmonic. Harmonics not included in this set are unconstrained and hence do not match the
reference. Note that the ILAF input current includes a fundamental component which is a local
minimum of the optimisation problem.
The initial conditions were chosen as l0 = 0 with the components of x0 distributed evenly
across a cycle such that
(xi)0 = pi
(
2
i
Ns + 1
− 1
)
(6.41)
It was found that the use of different initial conditions could result in the optimisation algorithm
converging to one other local minimum which was significantly worse: The magnitude of the fun-
damental component of the correction current corresponding to this minimum was approximately
three times greater than that corresponding to the minimum shown in Fig. 6.8. For a range of ran-
domly selected initial conditions, it was clear that in the majority of cases the lower minimum was
favoured and convergence to the alternate higher minimum was only seen for very uneven distri-
butions of the components of x0. One further test was conducted: That of removing the objective
function altogether leaving only the equality constraints in operation during the optimisation run8.
8this may be achieved by setting a constant objective function value and always returning a zero value for the
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Figure 6.7: Three-phase passive rectifier ILAF circuit.
In this case, a solution obeying the constraints was found in only 6 iterations, however, as may be
expected, the solution resulted in a much greater correction current magnitude than produced for
either of the local minima found previously. In conclusion, it may be stated that, for the ILAF
problem considered here, a range of solutions obeying the constraints exist, that more than one
local minimum is present and that the minima do not always take equal values.
6.2.3 SPICE transient simulation for the ILAF
In order to verify that the frequency domain representation of the ILAF is in agreement with the
physical circuit and that the optimisation formulation produces the desired effect on the input
current harmonics, a comparison was made between the circuit quantities (voltages and currents)
calculated using the equations of Section 6.1.4 and those generated by a time-domain SPICE
simulation, after finding a local solution to the optimisation problem. A particular circuit operating
point is simulated in SPICE by applying a source voltage vs and an optimal switching waveform
specified by an xˆ, lˆ pair to a SPICE model representing the ILAF circuit. A steady-state condition
is obtained by simulating for a number of fundamental periods so that any initial transients may
be assumed to have decayed completely.
Figs. 6.9 and 6.10 show all ILAF inter-block voltages and currents calculated at the optimal
solution of Fig. 6.8 (in the time domain). Fig. 6.9 depicts the inverse fourier transform of the
circuit quantity vectors calculated directly via the equations of Section 6.1.4 whereas Fig. 6.10
shows a single cycle of a SPICE transient simulation (in this case, obtained after 50 fundamental
periods have elapsed). The algebraic calculation produces results that are clearly less ‘sharp’ than
the corresponding SPICE simulation, especially when comparing the ‘directly switched’ quantities
if and vd. This should be expected due to the truncated fourier series representation (in this
case, Nh = 50). However, the lack of high frequency information does not appear to dramatically
gradient of the objective function.
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Figure 6.8: Example optimal ILAF solution for three-phase rectifier harmonic current cancellation.
Top: Time-domain plot showing the supply voltage and rectifier current. Middle: Time-domain
plot showing optimal modulation waveform and corrected line current. Bottom: Frequency domain
magnitude plot of the desired correction current and the actual correction current produced by
the ILAF.
degrade the accuracy of the optimal solution and in general, good agreement is observed between
the harmonic content of each quantity when calculated algebraically and when calculated via time
domain simulation.
The error between the algebraic calculations and SPICE simulation may be investigated by
comparing the algebraically calculated vector quantities to similar vector quantities generated
using a Fast Fourier Transform (FFT) applied to the SPICE time-domain data. A fractional error
may be assigned to each quantity by considering the normalised distance between the corresponding
harmonic vectors, for example for a voltage v the error is defined
e(v) =
‖vLA − vSP ‖
‖vSP ‖ , (6.42)
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Table 6.4: Average circuit error and solution time for the ILAF example problem.
Nh error (%) iterations time (s)
20 1.502 56 0.92
30 1.209 53 1.44
40 0.694 38 1.77
50 0.673 35 2.66
60 0.649 32 4.21
70 0.647 27 5.77
80 0.625 31 9.45
where vLA is the result obtained from the equations of 6.1.4 and vSP is the result obtained from
the FFT of the SPICE data. An average circuit error for the ILAF may be defined as an arithmetic
average of the fractional error for each of the quantities ia, if , vf , id and vd. The differences between
calculated quantities and SPICE quantities is partly due to the truncation of the Fourier series
representation of the system and may be reduced by increasing Nh, although at the expense
of increased computational effort. As can be seen from Table 6.4, only a minor improvement in
accuracy is achieved by settingNh > Ns, and in generalNh ≈ Ns is a good choice. SettingNh  Ns
should be avoided because it results in a poor quality solution, or in extreme cases a failure of the
optimisation algorithm to converge; in these cases much of the high frequency information is lost
and so the approximate description of the circuit by the truncated Fourier series is no longer valid.
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Figure 6.9: Circuit quantities in the ILAF represented by truncated fourier series as calculated
during the optimisation process.
6.3 ILAF solutions for varying rectifier current amplitude
Fig. 6.7 depicts an optimal modulation waveform that generates a correcting current for a particular
source voltage and rectifier current shape and amplitude. This solution may be thought of as
occupying one point in a problem space spanning all possible inputs and outputs. The problem
space has a large number of dimensions due to the large number of input and output variables. It
has:
• One dimension corresponding to the in-phase component and one corresponding to the
quadrature component of each input voltage harmonic (dimension number equal to the
2Nh + 1)
• One dimension corresponding to the in-phase component and one corresponding to the
quadrature component of each constrained output voltage harmonic (dimension number equal
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Figure 6.10: Circuit quantities in the ILAF generated under a transient SPICE simulation.
to Nc)
It is also possible to consider the circuit values of Table 6.3 to be a set of variables, where each
value corresponds to another problem space dimension (dimension number of 8). For each point
in the dimension space, a solution pair obeying the constraints x, l may or may not exist, or there
may be more than one solution corresponding to different local minima.
A set of solutions spanning a large part of the problem space is computationally unfeasible to
generate on even a coarse grid9. Instead, a much smaller solution set with some practical bearing
on the rectifier filter application will be investigated. In use it may be expected that the amplitude
of the rectifier current will change over time but that the shape of the waveform will remain similar
(assuming a DC current flows continuously on the output side of the rectifier load). Therefore a
set of x, l solutions across a range of rectifier current amplitudes were calculated under the same
conditions as for the single solution of the previous section. The input voltage harmonics were
9for g grid points per dimension, the total number of solutions required for a dimension number d is gd.
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those of Table 6.2 and the circuit values were those of Table 6.3. Fig. 6.11 shows the resulting
locus of the switching vector x and the value of the starting value bit l for varying ir(pk). The
solutions were generated point by point starting from lowest value of ir(pk) and using the preceding
x, l solution as the initial condition for the next solution.
The majority of the locus appears ‘smooth’: The optimisation procedure tends to shift the
switching instances only slightly from one run to the next and typically requires less than 12
iterations for convergence. This may may be expected given the way in which the initial conditions
were selected. For the first solution at ir(pk) = 0.1, the initial conditions were chosen such that
l0 = 0 and the components of x0 were evenly spaced as in (6.41). As may be expected, a greater
number of iterations were required for convergence of the optimisation algorithm at this first
point. The smooth areas of the locus appear somewhat similar to loci given in DC to AC optimal
modulation schemes, for example in [89, Fig. 6].
Some further observations regarding the locus of x are as follows:
1. Across the amplitude range indicated in Fig. 6.11 there were no values for which a solution
was not found. For higher amplitudes, a solution could not be found within an upper limit
of 250 optimisation algorithm iterations.
2. Some switching instances are very close together and represent very short on or off pulses
in the modulation waveform, see for example the switching instances near 0.3 s for 0.6 <
ir(pk) < 1.2.
3. At ir(pk) = 0.37 the modulation changed from ‘start off’ (l = 0) to ‘start on’ (l = 1) . This
point coincides with the ‘first’ switching instance approaching a time of −1 s. At this point,
the optimisation routine placed the first switching instance outside the allowed range and
the reordering of x was performed in the post processing stage (see Section 6.2.1 for details).
4. The locus is not smooth across some groups of points, see for example the switching points
at −0.2 s and 0.2 s for 0.4 < ir(pk) < 0.5. These points coincide with a large number of
optimisation iterations.
From the point (1) it may be tempting to infer that if the ILAF correction current is set below
a certain threshold, a solution obeying the harmonic constraints will always be available. Clearly
without further analysis any such claim would be unjustified: Only a finite number of points were
tested (or indeed could be tested) out of the total problem space.
Point (2) demonstrates the presence of the effect discussed in Section 6.2.1, i.e. that ‘extra’
switching instances originally included to relax the problem and speed convergence of the optimi-
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sation algorithm can sometimes be removed if the resulting switching vector contains very short
on or off pulses.
Point (3) is expected due to the reformulation of the optimisation problem such that it is
only sensitive to the relative positioning of the components of x and not their absolute values as
discussed in Section 6.2.
Point (4) is interesting because it might initially be expected that if the locus is mostly smooth,
it would remain so across the entire amplitude range. One possible explanation may stem from the
fact that the optimisation algorithm employs various heuristics intended to speed convergence [94]
and, in at least one case, more than one local minimum has been observed to exist (see Sec-
tion 6.2.2). In some scenarios, an algorithm heuristic may be triggered such that the algorithm
steps into the ‘basin of attraction’ of an alternate local minimum. Empirically, it may be expected
that a corresponding discontinuity would be observed in the objective function at these points.
However, such discontinuities are not clearly visible in Fig. 6.11. Alternatively, the locus disconti-
nuities may be a feature of the problem itself, i.e. no ‘nearby’ solution exists for some consecutive
values of ir(pk). As may be expected, when the locus experiences a discontinuity, a greater number
of iterations are typically required before a solution is found.
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Figure 6.11: Optimal solutions for a range of correction current magnitudes. Top: Locus of the
solutions x, heavy lines: On→off transition, light lines: Off→on. Middle: Magnitude of the ILAF
input current fundamental, heavy lines: l = 1 (‘start on’), light lines l = 0 (‘start off’). Bottom:
Optimisation iterations taken to find a solution, dark bars: l = 1, light bars: l = 0.
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6.4 Finding switching patterns for the CNT
In a similar manner to the ILAF, switching patterns for the CNT may be found using a numerical
optimisation procedure. However, in the case of the CNT there are two output variables that are
dependant on the chosen x, l pair: ib, the primary side current, and vl, the secondary side voltage.
In contrast to the ILAF where one particular optimisation problem objective was clearly most
appropriate (produce the desired input current harmonics up to a maximum harmonic number
and minimise the fundamental component) the CNT may be considered to have several different
‘sensible’ optimisation problems associated with it. A selection of these are as follows
• Produce a desired magnitude and/or phase shift in the fundamental component of secondary
voltage (relative to the primary voltage).
• Produce or minimise a set of desired secondary voltage harmonics. For example, set all
harmonic amplitudes (other than the fundamental) to zero so that a ‘clean’ fundamental
waveform is generated.
• Produce or minimise a set of desired primary current harmonics, e.g. for cancelling harmonic
currents in an attached network in a similar manner to the ILAF problem of the previous
section.
One particular problem representing a combination of all the above points above will be investigated
here, that of producing a desired magnitude change and phase shift in the fundamental component
of the secondary voltage (relative to the primary voltage) whilst maintaining zero higher harmonics
in the secondary voltage and minimising the primary current harmonics. This is in-line with the
stated aim of the CNT, i.e. to provide a controllable phase and magnitude relationship between
the primary and secondary connections. The optimisation problem constraints will be formulated
to provide the desired secondary voltage and the objective function will be formulated to minimise
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the primary current harmonics. The problem may be formally stated as
xˆ, lˆ = arg min
x,l
 (i
(a;0)
b )
2 + (i
(a;2)
b )
2 + (i
(b;2)
b )
2
+
h∑
n=4
(
(i
(a;n)
b )
2 + (i
(b;n)
b )
2
)
 , (6.43a)
subject to

v
(a;0)
l = 0 ,
v
(a;1)
l = vˆl
(a;1) ,
v
(b;1)
l = vˆl
(b;1) ,
v
(a;2)
l = 0 ,
v
(b;2)
l = 0 ,
v
(a;4...h)
l = 0 ,
v
(b;4...h)
l = 0 ,
(6.43b)
and − pi < x1 < x2 . . . < xNs < pi . (6.43c)
The same reformulation as performed for the ILAF problem and detailed in Section 6.2 may
be applied so that a standard solver package such as IPOPT may be used. The fundamental
component constraints are related to a desired secondary voltage magnitude Vˆ and phase θˆ by
vˆl
(a;1) = Vˆ cos(θˆ) , (6.44)
vˆl
(b;1) = Vˆ sin(θˆ) . (6.45)
In order to produce a significant phase shift between the primary and secondary voltages, the
primary current and the secondary voltage third harmonics must be left unconstrained (for an
analysis of this requirement see [93])10. Third harmonic band pass filters on both the primary and
secondary sides are used to attenuate these components and reduce their impact on the primary
current or secondary voltage (these perform a similar role to the ‘third harmonic trap’ of [93]).
Similar second-order low-pass LC filters as used in the ILAF are included in order to attenuate
harmonics above the average switching frequency of the buck converter. The CNT circuit is given
in Fig. 6.12 and the corresponding component values are given in Table 6.5.
Appendix J gives the gradient of the objective function. Fig. 6.13 shows an optimal solution
of (6.43) for V = 0.5 and θ = −30◦. The secondary output voltage vl is a relatively clean sinusoid:
The constrained harmonics are equal to zero and the third harmonic is attenuated strongly by
the secondary side bandpass filter formed by C4, L4 and R2. Some higher harmonics are not
10any odd harmonic may be chosen as the unconstrained harmonic, however, the third harmonic provides the
greatest phase shift range.
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Table 6.5: CNT example problem circuit values.
Component Value Unit
L1 0.04 H
L1 ESR 0.01 Ω
C1 0.04 F
C1 EPR 100 Ω
R1 0.01 Ω
L2 0.1 H
C2 0.0281 F
C2 EPR 100 Ω
L3 0.04 H
L3 ESR 0.01 Ω
C3 0.04 F
C3 EPR 100 Ω
R2 0.01 Ω
L4 0.1 H
C4 0.0284 F
C4 EPR 100 Ω
R3 1 Ω
L5 0.01 H
ω0 2pi rad/s
ib
C3
ik ie
vk ve
L1
C1
L3S1
S2vu
L5
L2
C2
R1
R3vl
il
L4
C4
R2
Figure 6.12: Example controllable network transformer circuit diagram (note that parasitic ele-
ments are not shown).
zero because they are not in the constrained set, although they are of relatively low amplitude.
The primary current waveform is more severely distorted. No harmonic is constrained to be zero,
instead the objective function is such that the sum of the squares of the harmonic amplitudes are
minimised (not including the first and third harmonics which are unconstrained)11.
Fig. 6.14 shows the inverse fourier transform of every inter-block quantity calculated from the
equations of Section 6.1.5 while Fig. 6.15 shows the same quantities calculated using a SPICE time
domain simulation. As for the ILAF example, the SPICE-derived waveforms are much sharper due
11by a variety of experiments it was found that it was not possible to reliably generate solutions when both primary
current and secondary voltage harmonics were specified exactly using the equality constraints, even when the total
number of constraints was set much smaller than the number of switching instances (Nc << Ns). It is therefore
conjectured that for the CNT it may not be possible to usefully constrain both sets of harmonics simultaneously
and therefore some ‘unconstrained’ harmonic distortion must always be present in either the primary current or
secondary voltage. This harmonic distortion may instead be minimised through the specification of an appropriate
objective function such as (6.43a).
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Figure 6.13: Example optimal CNT solution for producing a fundamental phase and magnitude
change from input to output. First: Time-domain plot showing primary supply voltage and current.
Second from top: Time-domain plot showing optimal modulation waveform and secondary voltage.
Third: Frequency domain magnitude plot of the primary current harmonics. Fourth: Frequency
domain magnitude plot of the secondary voltage harmonics.
to the presence of more high frequency information (this is especially noticeable for the directly
switched quantities ik and ve). However, there is good agreement between the two calculation
methods in terms of the amplitudes and phases of each harmonic.
Two x locus plots are given in Figs. 6.16 and 6.17 for varying V and θ respectively. Observations
similar to those already made for the ILAF may be made:
• In the ranges given, there were no points at which a solution could not be found
• The loci have some discontinuities but are mostly smooth
• Both ‘start-off’ and ‘start-on’ sections are present
However, one difference is evident: At no point are two consecutive switching points close enough
to warrant the application of the ‘pulse removal’ procedure of Section 6.2 (the separation of the
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Figure 6.14: Circuit quantities in the CNT represented by truncated fourier series as calculated
during the optimisation process.
closely spaced lines in the low amplitude areas of Fig. 6.16 is much larger than the machine precision
and thus these pulses may not be considered ‘spurious’). Note that a discontinuity appears in the
objective function value near the middle of both ranges (at V = 0.53 and θ = 17◦) corresponding
to the transition between l = 0 and l = 1.
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Figure 6.15: Circuit quantities in the CNT generated under a transient SPICE simulation.
6.5 Future work on thin AC-to-AC power converters
Much work remains to be done in order to explore the full applicability of the methods presented in
Chapter 6 to practical modulation problems in real-world power conversion circuits. A discussion
of the outstanding theoretical and practical problems is now presented with a view to indicating
future research direction.
6.5.1 Guaranteed existence of solutions
If the modelling and optimisation method is to be applied to practical modulation problems, two
important questions must be answered:
1. When does a solution obeying a particular set of constraints exist?
2. Will a particular algorithm find a solution in a ‘reasonable’ time?
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Figure 6.16: Optimal solutions for a range of secondary voltage fundamental magnitudes with a
fixed phase shift (−20◦). Top: Locus of the solutions x, heavy lines: On→off transition, light
lines: Off→on. Middle: Total harmonic distortion of the CNT input current (not including the
fundamental component), heavy lines: l = 1 (‘start on’), light lines: l = 0 (‘start off’). Bottom:
Optimisation iterations taken to find a solution, dark bars: l = 1, light bars l = 0.
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Figure 6.17: Optimal solutions for a range of secondary voltage fundamental phase shifts with
a fixed magnitude (0.5). Top: Locus of the solutions x, heavy lines: On→off transition, light
lines: Off→on. Middle: Total harmonic distortion of the CNT input current (not including the
fundamental component), heavy lines: l = 1 (‘start on’), light lines: l = 0 (‘start off’). Bottom:
Optimisation iterations taken to find a solution, dark bars: l = 1, light bars l = 0.
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Clearly, it is simple to formulate a problem to which there is no solution, for example it is possible
to constrain a harmonic to have an unfeasibly large amplitude or to incorporate too many equality
constraints into the optimisation problem (i.e. set Nc > Ns). However, the general question
of whether any particular collection of constraints has a solution is not simple to answer. For
example, in the case of the CNT, the range of fundamental amplitudes and phase shifts for which
the optimisation algorithm converged were simply found by setting an upper limit on the number
of algorithm iterations allowed before declaring failure. It can not be stated that solutions outside
the ranges presented do not exist, simply that they were not found by the particular optimisation
algorithm chosen. Furthermore, as discussed in previous sections, it cannot be claimed that a
solution always exists within some defined range over which the algorithm did return solutions, as
only a few discrete points were tested numerically. Both of these statements make the application
of the method in a practical situation problematic and therefore the unresolved ‘existence problem’
is of great interest.
The second point is also important in terms of practical application. Whilst optimisation
algorithms may be able to guarantee convergence to a solution should one exist, the time required
to find a solution may be too great. It is envisaged that the method presented here may be used in
the quasi-steady state with measurements of input quantities made periodically and a new optimal
modulation waveform calculated should a deviation from the previous measurement be detected.
Ideally this should take place in less than one fundamental period in order to allow cycle-to-cycle
updating of the modulation waveform. For typical power system frequencies the fundamental
period is in the order of 10 ms. The solution times demonstrated for the ILAF are of the order of
1 s and thus a dramatic improvement in algorithm efficiency or increase in computational resources
is required, unless much less frequent updates are considered viable. It is suggested that a purpose
designed optimisation algorithm designed for fast execution on dedicated computational hardware
might provide a dramatic improvement in speed, although specific work in this area has not yet
been carried out.
6.5.2 Applicability to other circuits
Whilst the numerical examples for the ILAF and CNT presented in this chapter demonstrate good
agreement between harmonics calculated using the algebraic equations of Sections 6.1.4 and 6.1.5
and transient SPICE simulations of the same circuits, it cannot be said that the method will be
universally successful for any given circuit. Generally, it may be expected that the inclusion of
a greater number of harmonics (i.e. high Nh) will tend to increase the accuracy of the model
as more high-frequency information will be retained. However, it is highly desirable to minimise
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the number of harmonics included due to the impact on computation time (Table 6.4 indicates
that although solution accuracy tends to increase with higher Nh, computation time increases very
rapidly). Clearly, for a high average switching frequency, a greater number of harmonics should be
included, although it is interesting to note that even for average switching frequencies of the order
of Nh quite good accuracy was obtained for both the ILAF and CNT examples. For the ILAF,
the error as indicated by (6.42) for Nh = 20 is only about twice that when Nh = 40 (Ns = 38 in
both cases).
It is conjectured that the properties of the circuit filters will play a large part in determining a
‘good’ choice for Nh. The effect of the buck converter ‘transfer matrix’ D is to provide a mapping
from input to output harmonics. For almost all selections of x and l this matrix is full rank and
maps a fraction of each input harmonic to every output harmonic. Thus, whatever the circuit
quantity frequency content at the input to the buck converter some high frequency harmonics will
be generated at the output. However, if the filters surrounding the buck converter are designed such
that these high frequency output harmonics do not ‘propagate’ through the circuit, the existence
of the high frequency harmonics does not have a large effect the operating conditions of the circuit
as a whole. For example, the selection of a large value for the inductor at the output of a buck
converter will reduce the high frequency components of the converter output current, similarly a
large value for the capacitor at the input to the buck converter will reduce the high frequency
content of the converter input voltage. Should small values be chosen, it may be necessary to
increase Nh for good solution accuracy.
In general, it may be expected that the modelling of a circuit using truncated fourier series will
give good results in cases where the circuit to be modelled has a general low pass nature. This is
true of both the ILAF and CNT examples and indeed most power conversion circuits where low
pass filters will generally be included to filter harmonics above the average switching frequency of
the internal switch-mode converter.
6.5.3 ILAF and CNT circuit design
The example ILAF and CNT problems were chosen as simple examples to demonstrate the applica-
tion of the modelling method. No direct effort was made to optimise the values of the components
for a particular application (apart from the choice of the LC product of the band pass filters of the
CNT to ensure that they were turned for the third harmonic): The circuit design and component
values were chosen to provide a simple representative implementation. Any practical application
would incorporate specifications relating to the maximum allowable harmonic content of the sys-
tem input and output quantities. These would in turn determine the choice of average switching
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frequency along with the cutoff frequencies of the low pass filter blocks and possibly the inclusion
of additional tuned filters designed to eliminate particular harmonics.
The choice of circuit values will determine the ‘working range’ over which solutions to the
optimisation problem are available. This situation leads to a recursive design process unless some
form of existence statement is found relating the properties of the circuit to the availability of a
solution satisfying a given set of harmonic constraints (along with a satisfactorily small objective
function minimum). A set of ‘boundary’ cases must be tested to ensure that adequate solutions
exist for a given circuit operating point, if they do not, the circuit must be modified (e.g. by
adjusting component values) and the boundary cases tested again. For complex circuits with
complicated harmonic constraints this may potentially be a very time consuming process.
6.5.4 Application to other circuits and circuits with more than one converter
The modelling process is applicable to any circuit comprising a buck converter and a set of linear
filters. In a circuit utilising a single buck converter, only one- and two-port circuits may usefully be
constructed (the ILAF and CNT are examples of one- and two-port circuits respectively). Various
different input and output filters may be employed depending on the particular application de-
mands and will, in turn, dictate the availability of particular solutions as discussed in the preceding
section.
Circuits with more than one buck converter may also be modelled using the method presented
here. In this case, the decision variable would consist of more than one x, l pair. Such an arrange-
ment may be particularly suited for use in unbalanced multi-phase systems where control over
individual line quantities needs to be exercised separately. For example, three single-phase ILAF
circuits could be used to provide harmonic correction in an unbalanced three-phase system. If a
neutral connection is present, a separate, independent solution for each phase may be obtained.
However, if there is no neutral connection present, the input voltage of each ILAF circuit will
depend on the operating point of the others. In this case, a full system model describing the entire
system must be used in order to develop a suitable optimisation problem for finding solutions. No
such multiple-converter circuit description has yet been attempted.
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6.6 Summary
This chapter has presented a general method of describing a circuit consisting of linear filters and a
non-linear buck converter. For two different circuits, a system of non-linear equations was formed
describing the internal circuit quantities (voltages and currents) as a function of the switching
instances of the buck converter. Two specific constrained optimisation problems were formulated
from these equations that specified desirable circuit behaviour. The solution of the optimisation
problems were modulation waveforms that produced an exact set of desired output harmonics and
resulted in the minimisation of other undesired harmonics. Some example numerical results were
presented and compared to SPICE time domain simulations to verify the validity of the modelling
and optimisation processes. Finally, open questions regarding the existence of solutions and the
time required for a solution, as well as extensions to other circuits, were identified as providing
several opportunities for future work.
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Chapter 7
Conclusion
Two distinct but related strands of research have been presented in this thesis. The strands are
linked by the over-arching idea that a reduction in the ‘semiconductor content’ of power processing
systems may be achieved by careful consideration of the functionality required in any particular
application. For example, a hybrid OLTC may be used in place of a Solid State Transformer (SST)
or a thin AC-to-AC power converter may be used in place of a full back-to-back inverter setup.
Significant cost savings may be made through robustness and efficiency improvements brought on
by a reduction in the overall silicon content of the system in question.
A summary of the main ideas and contributions presented in the thesis along with a discussion
of possible future research directions now follows. The hybrid OLTC is addressed in Section 7.1
and the modelling and optimal modulation of thin power converters is addressed in Section 7.2.
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7.1 Summary of the development of a new hybrid OLTC diverter
The future electrical network will require a greater degree of active voltage control. Specifically, it
is probable that on-load tap-changing transformers (OLTCs) will see greater deployment and use
on both the transmission and distribution networks. On the distribution network, the root cause
of the increase in demand is the mitigation of voltage control problems brought on by the increased
penetration of intermittent renewable sources. At the transmission level, the number of OLTCs
installed as part of phase-shifting transformer setups may be expected to rise through efforts to
maximise transmission capacity as new generation is connected.
It was suggested that the OLTC may provide a cost effective way to exercise increased levels
of control, especially for voltage control on the distribution network. However, the use of the
classic (purely mechanical) OLTC for frequent voltage control is severely limited by the number
of lifetime operations it may perform before requiring maintenance. The lifetime limitation of the
classic OLTC arises from the arcing at the electrical contacts of the diverter section produced at
every operation.
‘Full power electronic’ solutions are capable of providing fast, continuous active voltage control
with no inherent limit on the number of lifetime operations. However, it was shown that the use of
a solid-state transformer or part-rated inverter in place of a line frequency transformer and OLTC
combination entails a very significant efficiency penalty, making the these solutions unjustifiably
expensive as a direct replacement for the classic OLTC in most cases. The unproven long term
reliability of power electronic systems used in distribution network applications was suggested as
presenting a further barrier to general uptake.
The vacuum-interruptor based OLTC was introduced as an adaptation of existing OLTC de-
signs intended to address the lifetime limitation of the classic OLTC whilst retaining electrical
robustness and low-loss characteristics. Such systems may offer between three and six times the
number of operations before requiring maintenance when compared to the classic OLTC. The hy-
brid (or semiconductor assisted) OLTC concept was presented as a way of improving on the lifetime
of the vacuum interruptor OLTC still further. The operating principles of hybrid OLTC designs in
the literature were discussed and a division identified between passive and active current diversion
schemes. Active diversion schemes were favoured for their ability to potentially completely elimi-
nate arcing at all mechanical contacts internal to the OLTC, removing the principle restriction on
the number of lifetime operations.
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7.1.1 The new active-shunt hybrid diverter
A circuit level implementation and low level feedback law design for a new hybrid diverter employ-
ing an ‘active-shunt’ method of current diversion was presented. The key element of the new design
is an active voltage source used to provide precise control over the path taken by the load current.
It was demonstrated that by suitable control of the voltage source, zero-current conditions could
be created in either of the mechanical switches when closed and zero-voltage conditions could be
created across either switch when open. Zero-current, zero-voltage switch conditions theoretically
allow contact arcing to be entirely eliminated, potentially offering very long switch lifetimes. An
important aspect of the design is that the voltage source need only produce a maximum output
voltage a few times that of the forward voltage of the internal thyristors pairs. Thus the voltage
source is a comparatively low power device when considered in terms of the system as a whole.
7.1.2 Circuit and feedback law design
A comparison of the performance of five diverter voltage source – feedback law combinations was
presented. Each combination was investigated using both frequency domain analysis of linearised
representations of each system and through time domain simulation (capturing switch-mode oper-
ation and non-linear thyristor forward voltage effects). A performance measure was developed to
aid the comparison of each voltage source and feedback law combination in terms of their ability
to minimise residual switch current and switch voltage. It was found that typically the designs
employing a linear voltage source will provide better performance when compared to the switch-
mode alternative, but at the penalty of increased power dissipation. Finally, a full time-domain
simulation of a tap change operation was presented and the thyristor pair triggering requirements
were investigated. It was demonstrated that in half of all possible leg-to-leg commutation cases
the thyristor triggering must be strictly ordered and timed to ensure that an inter-tap short circuit
is not inadvertently created.
The diverter circuit was observed to be naturally tolerant of over-current conditions occurring
when operating in the steady state. However, it is over-voltage events (in general) and over-
current events occurring during a tap change operation that will tend to dictate the ratings of the
internal semiconductor devices (thyristors and MOSFETs). A detailed investigation of this aspect
of diverter design was not presented in this thesis, although some indication of future research
direction in this area was included at the end of Chapter 3.
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7.1.3 Extension to transmission level applications
This thesis has presented a general circuit topology and feedback law design for a hybrid OLTC
diverter. Distribution-level parameters were used in all numerical examples. No major barrier
preventing application of the same circuit topology and feedback laws in higher-voltage, higher-
power transmission-level applications has yet been encountered. Transmission-level voltages imply
much greater inter-tap voltages which in turn may require a series arrangement of thyristors in
order to achieve the required blocking voltage (including up-rating for over-voltage conditions). It
is envisaged that the design of the controlled source may be extended quite easily to cope with
the corresponding increase in thyristor forward voltage drop but clearly the much greater working
voltages will present some practical design issues1. Further work is needed to fully explore the
requirements of a transmission-level active-shunt diverter system. Any experimental aspect of this
work is likely to require access to significant laboratory resources beyond that commonly available
at University level.
7.1.4 Experimental verification of the hybrid diverter design
Experimental results verifying the operation of a switch-mode implementation of the new hybrid
diverter circuit and correct operation of the corresponding feedback laws have been obtained.
A test environment was developed to allow long-term testing of the hybrid diverter circuit with
terminal conditions equivalent to those expected for a 1.3 MVA, 11 kV distribution OLTC.
7.1.5 Contact wear comparisons
The experimental phase also demonstrated the effect of various degrees of contact arcing on switch
wear and switch lifetime. Identical switches were operated repeatedly under a variety of different
circuits and the rate and total degree of wear experienced by each were compared visually. A
constant arc-voltage model was developed from measurements performed on the unprotected and
passively protected circuits. The model was used to estimate the average energy dissipated at each
arcing event and to make some quantitative comparisons between each circuit.
The wear rate of a switch operated with no additional protection schemes in place was seen to
be very rapid and comparisons may be made with the wear rate seen for classic OLTC diverter
contacts. Switches operated under a passive protection scheme demonstrated a much reduced
wear rate, although arcing was not entirely eliminated and contact material loss was still rela-
tively rapid. A zero-crossing switched passive protection scheme was observed to produce a quite
1for example, it may become favourable to transformer-couple the controlled source voltage to the main current
path in order to provide adequate control system and power supply isolation.
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dramatic improvement in wear rate. The wear mechanism was observed to be a form of material
transfer leading to ‘pip-and-crater’ formation as opposed to outright material loss. Similar wear
characteristics but at a still lower rate were observed in switches operated under the new active
diverter scheme. The active diverter scheme was shown to be capable of performing over 25 million
operations whilst demonstrating only moderate wear: An OLTC capable of performing this num-
ber of lifetime operations would be able to endure more than 1700 tap changes per day over a forty
year lifespan allowing, for example, minute-by-minute single-tap adjustment of feeder voltage.
7.1.6 Investigation of the pip-and-crater contact wear mechanism
It was demonstrated that small automotive relay contacts were capable of performing a very large
number of switching operations when protected by the new hybrid diverter system. The wear rate,
whilst low, was not entirely negligible: Clear pip-and-crater type formations were evident after
several million switching cycles had been performed. Some discussion was made regarding the
underlying formation mechanisms (and methods to reduce the rate of formation), however, it is
not clear from the experiments conducted to date whether the formations are a result of a DC bias
in the opening current (or closing voltage) created by the hybrid diverter circuit or the result of an
inherent positive feedback mechanism that tends to increase the size of an initially small contact
protrusion over time. Further work might focus on determining the comparative rate of formation
as a function of residual current and voltage, contact material, actuation movement etc. with the
aim of approaching an optimal overall contact design that minimises the formation rate. However,
whilst answering an interesting problem from a purely academic standpoint, it is suggested that
given the very low rate of formation observed in the initial experimental run, this work may be of
little immediate practical benefit. Instead, a better use of resources may be made by concentrating
on the construction of a representative diverter switch (such as that of Chapter 5) from which the
wear rate of ‘practical’ contacts may be examined directly. Only if pip-and-crater formation was
found to be a significant barrier preventing a very large number of switch operations being reliably
performed would closer investigation be warranted.
It is interesting to note that arc energy clearly plays a strong role in contact related damage
and that even relatively small arcs may cause significant contact erosion after many cycles, as
demonstrated by the contacts tested under the passive-type protection regime. Further investiga-
tion would be required to find an exact relationship between, for example, arc energy and material
lost per operation or to identify the boundary between the simple erosion regime and the pip-
and-crater formation regime. Again, although an interesting problem in itself, this work would be
unlikely to produce immediate benefits in terms of extending the lifetime of contacts used under
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the new hybrid diverter circuit as the general wear rate was found to be very low.
7.1.7 A fast mechanical switch for use under the new hybrid diverter
The evidence that arc-induced contact wear may be reduced to an extremely low level under the
new hybrid diverter scheme was used to inform the development of a fast diverter switch: The
contact moving mass may be greatly reduced if the contacts need not tolerate arc-induced wear.
The primary goal was to produce a diverter switch that would not lengthen the time required to
perform a tap change operation. This specification implies very rapid operation with end-to-end
transversal times of under one half-cycle of the mains waveform. Comparisons were made between
linear and rotary switch designs and also between separate single-throw and combined double-
throw switch deigns with the conclusion that a rotary double-throw switch is likely to offer the
best overall performance. An investigation was made into the optimum angular placement of the
two sets of stationary contacts in order to make best use of a limited actuation torque or energy. A
‘zero impact energy’ actuation scheme was introduced with the aim of reducing mechanical wear
factors caused by switch contacts meeting at high speed. The magnitude of the contact forces
required to avoid softening of the contact surfaces due to ohmic heating were calculated and found
to be easily obtainable using relatively modest actuator systems.
7.1.8 Modelling and prototyping of the fast diverter switch
A full mechanical and magnetic design for a three-phase 11 kV diverter switch was presented. A
permanent magnet actuator design was chosen due to the high torque densities possible and the
fact that such a design may provide large contact forces without external power. The performance
of the magnetic and mechanical design was investigated via a static two-dimensional finite element
analysis and lumped mass model. Simulations suggest that actuation times of under 10 ms should
be achievable.
7.1.9 Verification of switch prototype functionality
Chapter 5 concluded with details of the construction of a prototype of a fast diverter switch. At
the time of writing, the prototype is not fully functional. Future work will include a verification of
the modelling predictions regarding contact force, operating speed and current carrying capability.
Continuous operating tests with and without an electrical load in place will be conducted to
determine the potential lifetime offered by the design. As discussed in Section 3.8.1.4, the diverter
switch may be required to perform ‘emergency’ duty should the new hybrid diverter be exposed to
256
a fault current event during a tap change operation. The speed at which the switch may return to
the closed state as well as the additional wear caused by closure under non-zero-voltage conditions
should be investigated.
7.1.10 Engagement with industry
It is suggested that the active diverter circuit and feedback laws have been developed to an extent
where they might conceivably be of interest to industry. To this end, a patent application covering
the underlying concepts has been made (see publication list). At the time of writing, initial
discussions with a large OLTC manufacturer had begun regarding the applicability of the ideas
contained here to commercial dry-type distribution level OLTC systems.
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7.2 Summary of the modelling and optimal modulation of thin
power converters
A method for modelling steady-state operation of thin AC-to-AC converters and the extraction
of optimal modulation waveforms providing the desired input-output relationships was presented.
At its core, the modelling method involves the extraction of a ‘transfer matrix’ that describes,
in the frequency domain, the set of output harmonics produced by a switch-mode buck converter
acting on a set of input harmonics. Combined with matrices representing the effect of linear filters,
the transfer matrix may be used to form an algebraic expression approximating the input-output
relationship of one- and two-port circuits containing a buck converter and multiple linear filters.
From this description, a set of non-linear equations relating the modulation waveform and circuit
input voltages or currents to the circuit output voltages and currents may be obtained.
The solution and minimisation of subsets of these equations was shown to result in an optimal
modulation waveform that would produce exactly a set of desired output harmonics whilst min-
imising a set of undesired harmonics. It was shown that a discontinuous decision variable initially
used in the modelling process may be removed by a reformulation of the transfer matrix. This
allows the solution and minimisation of the describing equations by general purpose optimisation
algorithms designed for continuous functions.
The use of the modelling method was demonstrated by extraction of a model for two thin
power converter circuits, the ILAF and the CNT. Optimal modulation waveforms satisfying various
constraints were produced numerically using an ‘off-the-shelf’ optimisation algorithm. The circuit
quantities predicted by the frequency domain models were found to closely agree with results
produced using SPICE time-domain simulations.
Open questions regarding the general existence of solutions and the ability to find solutions
rapidly enough to make the method useful in practical applications working at typical line fre-
quencies were identified as forming a large part of the future research direction.
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Appendix A
Effects of non-linear thyristor forward
voltage
Under ideal conditions, feedback law A operates the controlled source such that a current exactly
equal to the load current is driven through the inductor LD. Fig. A.1 shows a simplified circuit
diagram representing the diverter circuit operating in this mode on the left leg with the left switch
(SL) closed. The load is modelled as a simple current source (IAC), an assumption that may
be justified by considering the relative magnitudes of the controlled source voltage and the line
voltage1. The tap winding is modelled as a simple voltage source (VIT ), an assumption that may
be similarly justified by considering the relative magnitudes of the load current and the expected
snubber leakage current2. The feedback law is considered to produce a perfect replica of the load
current3 such that ILD = IAC . However, as additional current paths exist (through CD and RD),
it cannot be expected that ISL will be exactly zero:
ISL = IAC − ITL − ITR = IAC − ILD − ICD = −ICD . (A.1)
ICD alone represents the residual current flowing in the closed switch. Only a small fraction of
the snubber leakage currents INL and INR contribute to ICD and so are neglected in the following
analysis4. For this analysis a linear VA is assumed so that no ripple in ILD is present (unlike for
1the line voltage is several orders of magnitude greater than the maximum controlled source voltage, thus the
controlled source cannot significantly affect the current flowing in the load.
2the load current is at least two orders of magnitude greater than the expected snubber leakage current, thus the
leakage current cannot significantly affect the voltage appearing across a tap winding connection (e.g. by causing a
voltage drop across the winding resistance or leakage inductance).
3i.e. e(s) = IAC(s)− ILD(s) = 0.
4the path formed by the inter-tap voltage (VIT ) and the conducting thyristor (of TL+, TL−) has a much lower
impedance than the path formed by the controlled source components (RD, CD) and the closed switch (SL): RD =
200RT using values from Table 3.2.
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Figure A.1: Circuit diagram representing the diverter circuit operating with the left switch closed
under feedback law A.
a switched-mode VA) and the current source ILD may be considered ‘smooth’. TL+ conducts for
the positive ITL and TL− conducts for negative ITL. These devices represent a non-linear circuit
element. To a first approximation, the voltage across a forward biased minority carrier device such
as a thyristor may be described as a function of the forward current by
V = Vt ln
(
I
Is
)
+ IRT . (A.2)
The logarithmic component corresponds to the device junction voltage. ITRT is a purely resistive
term representing the bulk resistance of the semiconductor and packaging interconnects. Vt is the
thermal voltage and Is is the saturation current. Thyristors are generally operated in the fully
saturated region and therefore the total forward voltage remains approximately constant across
the majority of the working forward current range, changing rapidly only around the zero current
point. Therefore, a good approximation to the voltage across a pair of anti-parallel connected
thyristors is
VTL = VJ sgn(ITL) + ITLRT , (A.3)
where VJ is a constant ‘junction voltage’ and the sgn function is defined such that sgn(x) = 1 for
x > 0, sgn(x) = −1 for x < 0 and sgn(0) = 0. Two important observations that allow a significant
simplification of the analysis of the circuit depicted in Fig. A.1 are now made:
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1. IAC  ICD — the series connection of CD and RD has a high impedance at the line frequency,
therefore ICD will be small compared to IAC .
2. IAC  IL + IR — the two thyristor snubbers formed by CL, RL and CR, RR are designed to
have minimal leakage current at the line frequency, therefore both IL and IR will be small
compared to IAC .
These observations allow the assumption that the voltage across the anti-parallel thyristor pair
(VTR) is determined entirely by IAC (i.e. VTR may be decoupled from ICD and ITR). If the load
current is IAC = I0 sin(ω0t) then the thyristor voltage will be given by
VTL(t) = VJ sgn(sin(ω0t)) + I0RT sin(ω0t) . (A.4)
This voltage is depicted in Fig. A.2. The thyristor pair voltage appears across the series connection
of CD and RD (i.e. VD = VTL). The current flowing in CD may be found using
ICD = −CD
(
dVTL
dt
+RD
dICD
dt
)
. (A.5)
By the principle of superposition, the solution ICD(t) of this equation will consist of a sinusoidal
contribution from the resistive component of VTL and a reoccurring exponentially decaying ‘spike’
due to the edges of the square wave component of VTL. A further observation allows these current
to be determined separately: The time constant of the network formed by the controlled source
components CD and RD is much smaller than the period of IAC , therefore the sinusoidal component
of VTL(t) will appear almost entirely across CD, driving a sinusoidal current that lags IAC by 90
◦
ICD(sin)(t) = ω0CDI0 cos(ω0t) . (A.6)
Conversely, because the edge of the square wave component of VTL(t) represents an instantaneous
change in voltage, this voltage will appear across RD and produce a series of ‘spikes’ in ICD with
a corresponding exponentially decay
ICD(spk)(t) = sgn(sin(ω0t))
VJ
RD
e−T/RDCD where T = tmodpi . (A.7)
The spikes occur at every zero-crossing of the load current, but may be assumed to have decayed
completely between zero-crossings due to the small5 τD.
5an argument may be made that because ITL will contain an additional component formed of three current
‘spikes’ (in ICD, IL and IR) the observation that IAC  ICD and IAC  IL + IR may be invalidated (note the
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Figure A.2: Thyristor pair forward voltage when conducting a sinusoidal current.
The maxima of both ICD(sin) and ICD(spk) occur at the zero-crossing of the load current (i.e.
at ω0t = 0, pi, 2pi . . .) and add constructively. The peak value of ICD is therefore
ICD(max) = ω0CDI0RT +
2VJ
RD
. (A.8)
Under feedback law A the current ICD = ICD(sin) + ICD(spk) is not measured as part of the loop
reference input and therefore will always flow in the switch (it is not rejected by the controller).
Under feedback law B, the current is observed and therefore may be counteracted via suitable
operation of VA. In this case, it may be expected that the sinusoidal component ICD(sin) may
be nearly eliminated by a high-gain feedback loop. However, as the spike component ICD(spk)
contains a series of high frequency frequency components, a feedback loop of limited bandwidth
will not be capable of suppressing the spike entirely. However, a fast feedback law may be capable
of suppressing the exponential decay component of the spike, thus shortening the time over which
the spike flows in the switch.
square wave component of VTL is also present across the two snubbers and therefore a current ‘spike’ will also be
driven along the snubber paths). However, the magnitude of these current spikes are limited by the series resistance
of these paths which for all practical circuit implementations are such that the spikes are significantly smaller than
the magnitude of IAC . Therefore the assumption that the thyristor voltage is determined by the load current alone
remains valid.
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Appendix B
Thyristor snubber design
Current commutation between thyristors occurs just after the zero-crossing of the line current.
The outgoing thyristor leaves conduction at the zero-crossing but the triggering of the incoming
thyristor is delayed for a time ∆t after the zero-crossing in order to guarantee that the outgoing
thyristor has fully recovered and an inter-tap short circuit will not be created. In the period of
time between the zero-crossing and the subsequent triggering pulse, the load current must flow
in the snubber components, causing the voltage across both snubbers to change over time. The
maximum snubber voltage should be limited to a value well below the inter-tap voltage in order
to avoid placing unnecessary stress on the transformer windings and diverter circuit components.
B.1 Snubber voltage between thyristor conduction
The following analysis assumes the outgoing thyristor is TL− i.e. the commutation occurs at a
negative to positive zero-crossing of the load current. Fig. B.1 shows the circuit operating in the
period ∆t (no thyristor is conducting). Assuming CNL = CNR = C and RNL = RNR = R, the
voltage across the snubbers are governed by the following equations
IAC(t) = C(V˙CL + V˙CR) , (B.1)
VIT (t) = VCR − VCL +RC(V˙CR − V˙CL) , (B.2)
VTL(t) = VCL +RCV˙CL , (B.3)
VTR(t) = VCR +RCV˙CR . (B.4)
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If the commutation delay (∆t) is small compared to the period of the line, both IAC and VIT may
be approximated in this period by the linear portion of their Taylor expansions about t = 0:
IAC(t) = I0 sin(ω0t) ≈ I0ω0t , (B.5)
VIT (t) = V0 sin(ω0t+ θ) ≈ V0(sin(θ) + ω0 cos(θ)t) . (B.6)
At the zero-crossing, the left snubber will be fully discharged and the right snubber will have
the full inter-tap voltage imposed across it. As the time constant τ = RC is small compared to
the period of the line current, it may be assumed that this voltage appears entirely across the
capacitor. This corresponds to initial conditions VCL(0) = 0 and VCR(0) = VIT (0), the solutions
to the coupled differential equations above are then
VCL(t) ≈ I0ω0
4C
t2 − V0ω0 cos(θ)
2
t+
V0RCω0 cos(θ)
2
(
1− e− tCR
)
, (B.7)
VCR(t) ≈ I0ω0
4C
t2 +
V0ω0 cos(θ)
2
t− V0RCω0 cos(θ)
2
(
1− e− tCR
)
+ V0 sin(θ) . (B.8)
For brevity
a :=
I0ω0
4C
, b :=
V0ω0 cos(θ)
2
, c := V0 sin(θ) , τ := RC . (B.9)
So that
VCL ≈ at2 − bt+ bτ
(
1− e−t/τ
)
, (B.10)
VCR ≈ at2 + bt− bτ
(
1− e−t/τ
)
+ c . (B.11)
The snubber voltages are then
VTL ≈ at2 + (2aτ − b)t , (B.12)
VTR ≈ at2 + (2aτ + b)t+ c . (B.13)
The maximum voltage for the outgoing snubber occurs at1 t = ∆t with θ = pi and is given by
VTL(max) ≈
I0ω0
4C
∆t2 +
ω0
2
(I0R+ V0)∆t . (B.14)
1θ = pi corresponds to a power factor of zero which is highly unlikely to occur in a practical system.
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The snubber resistor must be chosen to limit the worst case discharge current of the snubber.
This will occur when the snubber is charged to the peak of the line voltage and the corresponding
forward biased thyristor is triggered into conduction. The minimum snubber resistance is then
Rmin =
V0
Id(max)
. (B.15)
The peak discharge current is chosen as2 Id(max) = I0/10. The minimum snubber capacitance
required to limit the snubber voltage to a given value is
Cmin =
I0ω0∆t
2
4VTL − 2ω0(I0R+ V0)∆t . (B.16)
Example values for a 2 MVA 11 kV OLTC are I0 = 150 A, V0 = 200 V and ω0 = 100pi rad/s, giving
R = 13.3 Ω. If it is desired to limit the maximum snubber voltage to V0/10 and ∆t = 50µs,
Cmin = 10.1µF.
IAC
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Figure B.1: Snubber equivalent circuit when no thyristor is conducting.
B.2 Effect of thyristor dV/dt ratings on snubber selection
The rate of change of voltage for the outgoing thyristor is is given by
V˙TL ≈ 2at+ 2aτ − b = ω0
2
(
I0
C
t+ I0R− V0 cos(θ)
)
. (B.17)
2the snubber components form a low inductance path with the thyristor and hence the rate-of-rise of current
caused by the snubber at device turn on can be very high. The initial current distribution in the thyristor junction
is limited to a region near the gate connection. Therefore, in order to limit the current density at turn on it is
necessary to limit the peak snubber discharge current to far less than the full forward current rating of the thyristor.
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The worst case rate of change is found at t = ∆t and at θ = pi and is given by
(
dVTL
dt
)
max
≈ ω0
2
(
I0
C
∆t+ I0R+ V0
)
. (B.18)
For the values given above (dVTL/dt)max = 0.45 V/µs. This is far smaller than the rate-of-change
that modern thyristor devices matched to I0 and V0 are capable of withstanding (a typical maxi-
mum (dV/dt) rating is 1000 V/µs [61]). Therefore, thyristor device limits do not dictate the choice
of snubber capacitance.
B.3 Snubber power dissipation
Losses in the snubber may be separated into three components
1. Ecom — Energy dissipated during a commutation event
2. Efv — Energy dissipation caused by the square wave component of the conducting thyristor
forward voltage
3. Pit — Continuous power dissipation as a result of the inter-tap voltage
The worst case Ecom is found when θ = pi. In this case, the snubber across the incoming
thyristor is discharged from the full inter-tap voltage to nearly zero, conversely the snubber across
the outgoing thyristor is charged from near-zero to the full inter-tap voltage. Both snubbers
therefore dissipate an energy
Ecom =
CV 20
2
. (B.19)
During controlled source operation, the voltage of the snubber connected across the conducting
thyristor is dictated by the thyristor voltage. In a single line cycle the snubber experiences two
sharp voltage excursions equal to twice the junction voltage3. At each zero-crossing the snubber
will dissipate an energy
Efv = 2CV
2
J . (B.20)
The snubber on the non-conducting leg of the diverter experiences the full inter-tap voltage,
both during controlled source operation and normal operation with the diverter switches closed.
3the sinusoidal component of thyristor forward voltage is ignored because I0RT  V0 for practical circuit imple-
mentations and so will contribute very little to overall power dissipation.
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Assuming the time constant τ = RC is small such that the magnitude of the snubber current may
be approximated as IC ≈ V0Cω0 the average power dissipation in the snubber resistor is given by
Pit =
RC2V 20 ω
2
0
2
. (B.21)
For the circuit values given previously, Efv = 20µJ, Ecom = 0.20 J and Pit = 3.1 W. For practical
circuit designs V0  VJ and so Ecom dominates over Efv. For a very high performance OLTC
design where a tap change is made at every zero-crossing, the average power dissipation due to
the commutation snubber energy will be
Ptot ≈ Pit + Ecomω0
pi
. (B.22)
For the circuit values given perviously, Ptot = 23.1 W. However, it is unlikely that this tap change
rate would be sustained for more than a few cycles in practice and therefore it is expected that
the thermal mass of a snubber resistor rated closer to Ptot/4 would be sufficient to limit the
temperature rise to acceptable levels. One further practical aspect should be noted: The peak
power dissipation in both snubbers at the moment of commutation is given by
Ppk =
V 20
R
. (B.23)
For the values given above, Ppk = 3.1 kW. The ratio Ppk/Ptot ≈ 130 is very large. Therefore the
short-term overload capability of any candidate snubber resistors should be checked to ensure that
they are capable of tolerating high peak power dissipation without damage.
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Appendix C
Switch-mode amplifier as linear
element approximation
The assumption that a linear amplifier may be replaced with a switch-mode amplifier without
unduly affecting the performance of a control loop depends upon the insensitivity of the feedback
law to disturbances at and above the switching frequency of the switch-mode amplifier. If the
control loop does not possess significant attenuation at the harmonic frequencies contained in the
ripple generated by the switch-mode action of the output amplifier it is probable that undesired
behaviour will be observed. The input to the pulse width modulator must remain ‘smooth’ over
the period of the carrier signal otherwise consecutive switching cycles will exhibit a large variation
in duty cycle and generate correspondingly uneven ripple. Without great enough high frequency
attenuation, the control loop will effectively attempt to suppress the ripple created by the switch-
mode amplifier. The ripple itself cannot (by definition) be suppressed as it is a direct result of the
switch-mode nature of the amplifier.
The following analysis is a qualitative investigation as to limits placed upon the control loop
gain given that a switch-mode amplifier is used in place of a linear amplifier. A sampling pulse
width modulation system is assumed: In this system the modulator input is sampled at the start
of a cycle and the sample is compared to a symmetrical triangular carrier wave in order to generate
the switching pulse. A sampled PWM system guarantees that only one switching pulse will be
generated per cycle.
Assuming steady state operation where the inductor current is equal to a DC reference current,
the input to the modulator will consist of the inductor ripple current i(t) after filtering by the
control loop function A(s):
m = A(s)L(i(t)) , (C.1)
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where L(f(t)) denotes the Laplace transform of f(t). It is assumed the modulator has an input
range between -1 and 1 (corresponding to an average output voltage of −V and V respectively). If
the sink voltage is 0 V, the ripple current will be a symmetrical triangle wave with a fundamental
frequency equal to the switching frequency fsw:
i(t) =
V
4fswL
Λ(t) =
2V
pi2fswL
∞∑
n=1,3,5...
(−1)n+12
(
sin(2pinfswt)
n2
)
. (C.2)
The ripple current i(t) contains only odd harmonics of amplitude decreasing with the reciprocal of
the harmonic number squared, thus it may be assumed that a symmetrical triangle wave is fairly
well approximated by only the fundamental term. In this case, a good approximation of the ripple
component of the modulator input is given by
∆m ≈ 4V
piωswL
|A(jωsw)| , (C.3)
where ωsw = 2pifsw. If ∆m consumes a large portion of the modulator input range it may be
expected that the modulator will generate large changes in duty cycle from one switching instance
to the next and the loop behaviour will not be well described by the original linear approximation.
The choice of switching frequency and the gain of the control loop at that frequency are important
factors. Clearly if the control loop gain has a general low pass response the switching frequency
may be increased to give any desired ‘small’ value for ∆m. Unfortunately, switching frequencies
cannot be increased indefinitely due to device limitations, indeed, lower switching frequencies are
desirable in order to minimise switching losses.
Typically, the loop gain may be broken down so that A(s) = bB(s) where b is a DC gain and
B(s) is a frequency dependent gain (B(0) = 1). An upper limit on the DC gain is the gain such
that ∆m ≈ 1, i.e. the gain such that the modulator input will change by the full input range
across a switching cycle, in this case
bmax =
piωswL
4V |B(jωsw)| . (C.4)
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Appendix D
Hysteresis controller with feedback
filter
The loop gain of an ideal hysteresis controller may be increased indefinitely in order to reduce
the magnitude of the output ripple at the expense of an increased switching frequency. However,
a practical hysteresis controller will have limited loop bandwidth such that increasing loop gain
indefinitely will not reduce output ripple proportionally. The following analysis investigates the
behaviour of the hysteresis controller of Fig. D.1 where the bandwidth of the loop is determined
by the bandwidth of the current sensor which is modelled as a first order low pass filter with cutoff
frequency 1/a.
Λ(t)
as+1
1
s
b
y(t)
g−
Π(t)
v
Figure D.1: Basic hysteresis controller block diagram.
The output ripple is in general an asymmetric triangle wave which may be described over one
period by
Λ(t) :=
 1− 2t/t1 for t1 ≤ t ≤ 0 ,1− 2t/t2 for 0 ≤ t ≤ t2 . (D.1)
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A first order low pass filter with input x, output y and cutoff frequency 1/a is described by
y − ay˙ = x (D.2)
If x = Λ(t), the output of the low pass filter is
y(Λ(t)) :=
 y1(1− 2t/t1) = 1 + 2/t1 − 2t/t1 − (2/t1 − y1(0) + 1)e−t for t1 ≤ t ≤ 0 ,y2(1− 2t/t2) = 1 + 2/t2 − 2t/t2 − (2/t2 − y2(0) + 1)e−t for 0 ≤ t ≤ t2 . (D.3)
For y(t) to be continuous the two functions y1 and y2 must coincide at their ends, i.e.
y1(0) = y2(0) , (D.4)
y1(t1) = y2(t2) . (D.5)
Setting u1 = y1(0) = y2(0) and substituting for y1(0) and y2(0) in (D.3), a simultaneous equation
in u1 may be formed allowing u1 to be found explicitly
1:
u(t1, t2) =
(1 + 2/t1)e
−t1 − (1 + 2/t2)e−t2 − 2/t1 + 2/t2
e−t1 − e−t2 . (D.6)
By symmetry, the second shared point u2 = y1(t1) = y2(t2) is given by
u2(t1, t2) = −u1(−t2,−t1) . (D.7)
An explicit solution for y(Λ(t)) may be found by substituting the expression for u1 back into D.3
but is omitted for brevity. While providing a convenient formulation of the Λ(t) and y(Λ(t)), the
variables t1 and t2 are not a particularly natural choice for the modelling of a hysteresis controller.
One way of visualising y(Λ(t)) is to define a period T = t2− t1 and a duty cycle M = t2/T so that
t1 = T (M − 1) , (D.8)
t2 = TM , (D.9)
where 0 < M < 1 and T > 0. If this substitution is performed, y(t) may be plotted for varying
T as shown in Fig. D.2. The input triangle wave is more strongly attenuated with decreasing T
(i.e. increasing signal frequency): The absolute magnitude is reduced and the function becomes
‘smoother’ as high order harmonics are removed. Note that the system is invariant for constant
1i.e. find the u1 that satisfies y1(t1)− y2(t2) = 0.
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a/T : Increasing the cutoff frequency of the filter has the same effect as increasing the period of
the input waveform.
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t
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y
Figure D.2: Plot of y(Λ(t)) for varying period T . M = 0.8 and 1/a = 1 rad/s.
Consider a relay block with switching points [−1, 1] fed by the output of a low pass filter with a
triangle wave input. If the triangle wave is the integral of the relay block output the relay switching
events occur at the peaks and troughs of the triangle wave (i.e. R : −1→ 1 at t = t1, R : 1→ −1
at t = 0, R : −1→ 1 at t = t2). The switching is caused by the input to the relay block, which is
the output of the filter which in turn is fed by the triangle wave.
It is desired to find the triangle wave that fulfils the criteria outlined above: The shifted and
scaled Λ(t) such that y(0) = 1 and y(t1) = −1 (or y(t2) = −1). This entails finding a scaling c and
offset o such that if x(t) = cΛ(t) + o, u1 = 1 and u2 = −1. The low pass filter is a linear system
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with unity DC gain and so
y(c(Λ(t) + o)) = y(cΛ(t)) + y(co) = cy(Λ(t)) + co . (D.10)
The effect of c and o on u1 must also be linear, and so
u1(c(Λ(t) + o)) = cu1(Λ(t)) + co . (D.11)
And similarly for u2. Solving the simultaneous equations cu1 + co = 1 and cu2 + co = −1 gives
c =
2
u1 − u2 , (D.12)
o = −u1 + u2
2
. (D.13)
In order to relate this analysis to practical hysteresis controllers it is useful to perform another
change of variables
t1 =
−1
2(1− v) , (D.14)
t2 =
1
2(1 + v)
, (D.15)
where −1 < v < 1. v may be used to model the triangle wave asymmetry caused by a non-zero
average output of the relay such as occurs when driving a current into non-zero ‘sink voltage’ (see
Fig. D.3). v may be related to M and T by
T =
1
1− v2 , (D.16)
M =
1− v2
2(1 + v)
. (D.17)
If v = 0, M = 0.5 and the triangle wave is symmetrical and T is minimum (the sink voltage is
zero). If v → 1 or −1, the triangle wave is highly asymmetrical and T becomes large (the sink
voltage approaches the driving voltage thus the rate of change of current through the inductor
in one direction becomes very small). After making these substitutions, the scaling factor c and
offset o may be plotted for varying a and varying v resulting in Fig. D.4 and Fig. D.5 respectively.
For a ‘base’ hysteresis loop, c may be interpreted as the loop gain required to achieve a constant
ripple of magnitude2 1. o is the absolute offset that will be observed superimposed on the ripple.
2magnitude 1 means that if v = 0, the ripple minimum and maximum will be -1 and 1 respectively.
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v1 V
-1 V
1/b H
Figure D.3: Physical realisation of the ‘sink voltage’ v. A switch-mode converter with supply
voltage ±1 V drives a current through an inductor into a voltage −1 < v < 1.
Referring to Fig. D.1, the base loop has 1/a0 = 1 rad/s and b0 = 4. The relay block switching points
are [−1, 1] and the corresponding outputs are [−1, 1]. By suitable scaling of the a and b coefficients
of a particular hysteresis loop, the resulting ripple and offset may be found for that system: The
forward gain necessary to set a particular ripple current may then be extracted from c(a, v) and the
expected offset current for that operating point extracted from o(a, v). A ‘normalisation’ procedure
must be performed for the plots of Figs. D.4 and D.5 to be generally useful. If a certain system has
coefficients as and bs and a ripple current target of ±r, the appropriate loop gain may be found
as follows:
1. Define a scale factor s = bs/b0. bs will typically be defined as bs = VDC/rL, where VDC is
the supply voltage of the switch-mode amplifier, L is the loop inductor incorporated into the
hysteresis loop and r is the desired ripple current.
2. Set a = sas = s/ωs where ωs is the cutoff frequency of the low pass filter of the system (this
corresponds to the scaling b = bs/s = b0 = 4).
3. Find the minimum and maximum values of v that may be expected for the system. Typically
vs = Vd/VDC where Vd is an internal circuit offset voltage.
4. Read off c given the calculated values of a and v from Fig. D.4. The gain required to produce
the ripple r is then c/r. The corresponding offset is or where o is found from Fig. D.5.
5. Note that a value a < 0.05 suggests that a smaller ripple may be achieved for a modest
increase in gain. a > 1 suggests that very high gain values will be required to achieve the
target ripple. In this case, it may be necessary to allow an increase in r or modify the system
(e.g. increase L or increase ωs).
This procedure makes the selection of an appropriate gain for a hysteresis controller dominated by
a first order low pass filter a single step process. Three general observations may be made:
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Figure D.4: Plot of scaling factor c against varying sink voltage v and inverse cutoff frequency a.
• Increasing loop gain beyond a certain point results in diminishing returns in regards to
decreasing the ripple current and it becomes necessary to redesign another aspect of the
system if a given ripple is to be achieved. In reality, the system will become poorly modelled
and possibly unstable above a certain loop gain because of unmodeled higher order modes.
• Operating away from v = 0 (i.e. at asymmetric duty cycles) results in an offset current added
to the ripple current that becomes worse for greater duty cycle asymmetry. The offset may
approach 0.62r in the worst case.
• Operating away from v = 0 results in marginally smaller ripple currents for a given forward
gain but this is not a strong effect.
The offset current is particularly interesting: It shows a peak value for large duty cycle asymmetries
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Figure D.5: Plot of offset o against varying sink voltage v and inverse cutoff frequency a.
(as may be expected) but the maximum appears at a particular filter cutoff frequency value
(o ≈ 0.62 at a = 0.5).
For the hysteresis controller used in the hybrid diverter circuit of Chapter 3, v is not constant
and depends upon the voltage drop caused by the load current flowing in the circuit resistances.
The parameters s, a and v for the hysteresis controller analysis of Section 3.6.2 are
s =
VDC
4rLD
, a =
s
ωc
, vmin =
VJ
VDC
, vmax =
VA(pk)
VDC
. (D.18)
VA(pk) is derived in Section 3.5.1. Assuming the circuit values remain identical to those given in
Table 3.2, a = 0.446, vmin = 0.143 and vmax = 0.611.
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Appendix E
Diverter prototype hardware
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Figure E.1: Diverter schematic (component values and part numbers intended for guidance only)
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Figure E.2: Diverter PCB
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Figure E.3: Controller schematic (component values and part numbers intended for guidance only)
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Figure E.4: Controller PCB
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Appendix F
Hybrid diverter test environment
The test environment control objectives may be summarised as follows:
• Maintain a sinusoidal load current IAC = I0 sinω0t
• Maintain a sinusoidal inter-tap voltage phase-shifted relative to the load current VIT =
V0 sin(ω0t+ θ)
• Allow the load current to be transferred between the left and right diverter legs with minimal
disturbance to either IAC or VIT
When conducting on the left leg, the left diverter terminal presents nearly zero impedance to
the common terminal and the right terminal presents nearly infinite impedance to the left and
common terminals. The situation is reversed when the system is operating on the right leg. This
represents a plant discontinuity that occurs whenever a tap change is performed. Fig. F.1 shows a
simplified representation of the dual-inverter system of Fig. 4.1. The switch-mode inverters have
been replaced by a three continuous voltage sources in order to simplify the following discussion.
F.1 Test environment control laws
A simple proportional controller was used to operate the inverters. As full state information is
effectively available (i.e. all inductor currents and the inter-tap capacitor voltage were measured via
sensors built into the inverters), a simple proportional feedback law may provide good performance.
A purely proportional design has the additional advantage that the feedback law is ‘stateless’
(i.e. has no memory) and therefore will not introduce further complexities at the commutation
zero-crossing. There are two separate feedback laws, one of which is designed to maintain the
load current and the other designed to maintain the inter-tap voltage. The former is shown in
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Fig. F.2(a), the latter in Fig. F.2(b). The voltage control loop contains three switches, the position
of which depend on the current leg (left or right). The transition process is discussed in a later
section, for the immediately following discussion it is assumed the system is operating on the left
diverter leg and the diverter subcircuit is ideal in the sense that the left and right leg terminals
present zero and infinite impedance to the common terminal respectively and infinite impedance
between one another.
F.1.1 Load current loop
The resulting transfer function when the controller of Fig. F.2(a) is applied to the plant of Fig. F.1
is
IAC = −IC =
g1IAC(ref) − IALBs
g1 + s(LB + LC)
. (F.1)
The transfer function between the reference input Iref and the output IAC will be approximately
unity at low frequencies if g1 is large. Loss of stability caused by higher order unmodeled modes
prevent the selection of arbitrarily large forward gains. A gain selection that provided good tracking
properties whilst maintaining stability was found experimentally to be g1 = 0.0778VLK where VLK
is the DC link voltage of the inverter.
For the values of Table 4.1 and where LT = LA = LB = LC the phase and magnitude shift
between reference input and the output at the line frequency is IAC/IAC(ref) = 0.998∠ − 3.32◦.
This result shows that the inverter system can be expected to demonstrate good current reference
tracking.
The numerator IA term in (F.1) represents a disturbance arising from the operation of the
voltage control loop. Large g1 will tend to reject this disturbance but it may not be entirely
eliminated. IA is the inter-tap capacitor charging current
IA = ICT = CV˙IT = V0ω0C cos(ω0t+ θ) . (F.2)
For the values of Table 4.1, this current has magnitude 6.69 A. The additional disturbance induced
output current will have magnitude |IAC(IA)| = 0.194 A. If the output current magnitude is 100 A,
the ratio of desired output current to disturbance induced output current is |IAC(IA)| / |IAC | ≈
0.2 %. Thus the inverter system can be expected to demonstrate good current disturbance rejection.
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F.1.2 Inter-tap voltage loop
The resulting transfer function when the controller of Fig. F.2(b) is applied to the plant of Fig. F.1
is
VIT =
g2g3VIT (ref) + ICLBs
g2g3 + sg2CT + s2(LA + LB)CT
. (F.3)
The transfer function between the reference input VIT (ref) and the output VIT will be approx-
imately unity at low frequencies if the product g2g3 is large. Stability limits prevent selection
of arbitrarily large forward gains. Gain selections that provided good tracking properties whilst
maintaining stability were found experimentally to be g2 = 0.0443VK and g3 = 0.5.
The numerator IC term in (F.3) represents a disturbance arising from the operation of the
current control loop. A large g2g3 product will tend to reject this disturbance but it may not be
entirely eliminated.
For the values of Table 4.1 and where LT = LA = LB = LC the phase and magnitude shift
between reference input and the output at the line frequency is VIT /VIT (ref) = 1.005∠ − 5.14◦.
This result shows that the inverter system can be expected to demonstrate good voltage tracking.
IL IR
IAC
VIT
LA
CT
LB
LC
VA VB VC
TL+
TL-
TR+
TR-
CNLRNL CNR RNR
DUT
IA
IB
IC
Figure F.1: Simplified model of the test environment used to design the control system.
The numerator IC term in (F.3) represents a disturbance arising from the operation of the
voltage control loop. Large g2g3 will tend to reject this disturbance but it may not be entirely
eliminated. IC is simply the negative of the load current
IC = −IAC = −I0 sin(ω0t) . (F.4)
For the values of Table 4.1, this current has magnitude 100 A. The additional disturbance induced
output current will have magnitude |VIT (IC)| = 10.2 V. If the output voltage magnitude is 150 V,
the ratio of desired output current to disturbance induced output current is |VIT (IC)| / |VIT | =
6.67 %. Thus the inverter system can be expected to give adequate voltage disturbance rejection;
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although fairly small this disturbance will likely be visible during operation.
g1
IC
IAC(ref) VC
(a) Load current law
-1
VIT
VIT(ref)
IA
IB
L/R
g2
g3 0
L/R
VA
VB
(b) Inter-tap voltage law
Figure F.2: Test environment inverter feedback laws.
F.2 The leg-to-leg commutation discontinuity
The leg-to-leg commutation discontinuity may be handled by noting that the transition between
[IL = IAC , IR = 0] and [IL = 0, IR = IAC ] (or vice versa) is made at or near the zero-crossing
of IAC (due to the commutation properties of the diverter thyristors) and that the system as a
whole is symmetrical. Therefore a control system designed for use while the system is operating
on the left leg may be re-purposed for use with the system operating on the right leg by inverting
the measurement of VIT and swapping the measurement and control commands to the A and
B phases of each inverter. In this way the transition between legs may be performed smoothly,
given foreknowledge of the zero-crossing of the load current at which the tap change operation
will be performed (this information may be provided by the diverter control subsystem). The load
current feedback law is identical for both operating environments, however, the voltage feedback
law requires reconfiguration between left and right operating states (hence the switch elements of
Fig. F.2(b)).
The inter-tap capacitor (CT ) simulates the low impedance voltage source between consecutive
transformer taps. The capacitor is charged and discharged using a circulating charging current
that flows in the phase A and B inductors, the charging current is
ICT = CV˙IT = V0ω0C cos(ω0t+ θ) . (F.5)
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Assuming the system is initially operating on the left leg, the phase currents are
IA(t) = ICT (t) , (F.6)
IB(t) = IAC − ICT (t) , (F.7)
IC(t) = IAC(t) . (F.8)
Assuming an ideal zero-crossing commutation process occurs at time t = 0, IAC(0) = 0 and so
IA(0) = ICT (0) = −IB(0) at the moment of commutation. This is the ‘starting state’ for the next
cycle where
IA(t) = IAC(t) + ICT (t) , (F.9)
IB(t) = −ICT (t) , (F.10)
IC(t) = IAC(t) . (F.11)
Therefore, assuming a stateless controller and high bandwidth sensors and sources, there will be
no transient effect caused by the commutation process.
Clearly a practical system will be non-ideal in the sense that there will be a lag associated
with the sensor measurements and voltage source operation. However, it may be assumed that the
sensor and source bandwidths are of the order of the inverter switching frequencies and therefore
will introduce only a small non-ideal transient disturbance at the zero-crossing.
F.3 Snubber induced inter-tap voltage disturbance
An additional cause of non-ideal behaviour at commutation is produced by the inter-tap snubber
arrangement coupled with the triggering of the inter-tap thyristors. The snubber across the outgo-
ing thyristor must charge from a near-zero voltage to the full inter-tap voltage when the incoming
thyristor is triggered. The charging current is limited by the snubber resistor only and flows in
the loop formed by the inter-tap capacitor and incoming thyristor1. The charge required to make
the snubber voltage equal to the inter-tap voltage will be Q = VIT (0)CNL. Assuming that the
time constant of the RC snubber is small compared to to the inverse of the cutoff frequency of
the second order low pass filter formed by the inverter inductors and the inter-tap capacitor, this
charge will be supplied almost entirely by the inter-tap capacitor. Assuming a tap-up operation,
this process will result in an inter-tap voltage dip being produced: Assuming that the voltage dip
1the corresponding discharge current of the incoming snubber flows in the incoming thyristor only and so is not
included in this analysis.
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is small compared to the inter-tap voltage it may be approximated by
D =
∆V
VIT (0)
≈ −CN
CT
. (F.12)
Where VIT (0) is the inter-tap voltage at the current zero-crossing and CN = CNL = CNR. This
dip may be minimised by making CT  CNL. The voltage dip will cause an increased current flow
in the phase A and B inductors: An L–C oscillation between the inter-tap capacitor and phase A
and B inductors will result. The inverter feedback laws will act to damp this oscillation. Assuming
a relatively low damping factor, the magnitude of the first oscillation peak and the oscillation
frequency will be given by
∆I ≈ ∆V
√
CT
LA + LB
, f =
1
2pi
√
CT (LA + LB)
. (F.13)
For the values given in Table 4.1, D ≈ 3.9 %, ∆I ≈ 0.15DVIT (0) and2 f = 1.04 kHz. The current
disturbance will be worse at poor load power factors where VIT (0) approaches V0. The worst case
disturbance will be ∆I/I0 ≈ 1.5 %. The oscillation current will be equal and opposite in the phase
A and B inductors but will not affect the phase C current, thus the current disturbance is of no
concern when considering the terminal quantities of the diverter circuit under test. In contrast,
the diverter circuit will be exposed to the inter-tap voltage dip. However, as the dip magnitude
is made fairly small by choice of large CT it may be assumed that the test results will not be
adversely affected.
Note that the aforementioned voltage dip will be evident as a voltage rise when considering a
tap-down operation; the charging current of the outgoing snubber will tend to increase the voltage
across the inter-tap capacitor.
F.4 Current sharing between parallel inverters
As described previously, two inverters were required to provide the desired load current. Phase C
load current sharing was achieved simply by establishing two identical current loops around each
inverter and supplying half the reference current to each. Phase A and B current sharing was
achieved in a similar manner except only the inner current control loop (composed of the gain
g2) was duplicated. A single outer voltage loop (composed of the gain g3) was maintained and its
output current reference shared equally between the two inner current control loops.
2CNRN = 22µs whereas 1/f = 0.96 ms, confirming the earlier assumption.
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Appendix G
Experimental photographic results
The experimental phase saw a total of 145,364,583 switching operations performed over a period
of 3 months. 69,035,804 of those were made by the hybrid diverter circuit (an average of 8.87 tap
changes per second).
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Table G.1: Guide to photographic results
No. Figure Operations RMS I Comments
Unused contact
1 G.1 0 0
Mechanically operated contacts (zero load current)
1 G.2(a) 1,243,120 0 No failure
4 G.2(b) 5,533,919 0 No failure
5 G.2(c), G.9 63,542,623 0 No failure
Passive circuit contacts
3 G.3(a) 121,879 100 No failure
4 G.3(b) 4,120,153 100 Failed open circuit, ops. at failure unknown
5 G.3(c), G.10 187,822 100 No failure
6 G.3(d), G.10 1,576,753 100 Failed open circuit
Passive circuit, zero crossing switched contacts
5 G.4(a), G.11 5,170,096 100 Pip and crater formation (no failure)
6 G.4(b) 9,516,938 100 Pip and crater formation (no failure)
Unprotected contacts
1 G.5 2,500 100 Closed circuit failure
Hybrid diverter contacts
1 G.6(a) 2,113,149 40 Some non-zero I/V operations during test run
3 G.6(b) 4,038,229 100 Left switch opened under load one or more times
4 G.6(c) 11,048,643 100 Power failure during test run, low VDC
5 G.6(d) 5,005,821 100 Non-zero I/V operations at start/end of test run
6 G.7(a) 10,528,517 100 Controlled source MOSFET failure
7 G.7(b) 10,738,691 100 No issues
8 G.7(c), G.12 25,562,754 100 Under-current trip at 8, 898, 282 ops.
Other contacts
1 G.8 < 10 40 Capacitive discharge current at closure (> 200 A)
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Figure G.1: Unused contacts (from left — 1st: Stationary, 2nd and 3rd: Moving).
(a) No. 1, 1,243,120 ops.
(b) No. 4, 5,533,919 ops.
(c) No. 5, 63,542,623 ops.
Figure G.2: Zero load current contacts (from left — 1st: Stationary, 2nd: Moving).
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(a) No. 3, 121,879 ops., 100 A
(b) No. 4, 4,120,153 ops., 100 A
(c) No. 5, 187,822 ops., 100 A
(d) No. 6, 1,576,753 ops., 100 A
Figure G.3: Passive circuit contacts (from left — 1st: Stationary, 2nd: Moving).
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(a) No. 5, 5,170,096 ops., 100 A
(b) No. 6, 9,516,938 ops., 100 A
Figure G.4: Passive circuit, ZX switched contacts (from left — 1st: Stationary, 2nd: Moving).
Figure G.5: Unprotected contacts, No. 1, 2,500 ops., 100 A (from left — 1st and 2nd: Stationary,
3rd and 4th: Moving).
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(a) No. 1, 2,113,149 ops., 40 A
(b) No. 3, 4,038,229 ops., 100 A
(c) No. 4, 11,048,643 ops., 100 A
(d) No. 5, 5,005,821 ops., 100 A
Figure G.6: Hybrid diverter contacts set 1 (from left — 1st: Left stationary, 2nd: Left moving, 3rd:
Right stationary, 4th: Right moving).
296
(a) No. 6, 10,528,517 ops., 100 A
(b) No. 7, 10,738,691 ops., 100 A
(c) No. 8, 25,562,754 ops., 100 A
Figure G.7: Hybrid diverter (active) contacts set 2 (from left — 1st: Left stationary, 2nd: Left
moving, 3rd: Right stationary, 4th: Right moving).
Figure G.8: Other contacts, No. 1, < 10 ops., 100 A (from left — 1st: Stationary, 2nd: Moving).
Figure G.9: Mechanically operated contact (zero current), no. 5, 63,542,623 ops., moving.
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Figure G.10: Passive circuit contacts, 100 A (from left — 1st: No. 5, 187,822 ops., moving, 2nd:
No. 6, 1,576,753 ops., moving).
Figure G.11: Passive circuit, ZX switched contacts, No. 5, 5,170,096 ops., 100 A (from left — 1st:
Stationary, 2nd and 3rd: Moving).
Figure G.12: Hybrid diverter (active) contacts, No. 8, 25,562,754 ops., 100 A (from left — 1st:
Stationary left, 2nd: Moving left, 3rd: Stationary right, 4th: Moving right).
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Appendix H
Electrical contact resistance
The effective area of electrical contact is in general not equal to the apparent area of contact
between two surfaces. This is because, in practice, any engineering surface is not smooth at the
microscopic level. When two apparently smooth (but microscopically rough) surfaces are brought
into contact with each other it is the so-called asperities, or peaks, of the surfaces that form the
contact area. The electrical resistance of a contact is dependant upon the number and size of the
‘microcontacts’ made between the asperities of the two mating surfaces (microcontacts are also
know as ‘a-spots’). This process is described in detail in the literature, see for example [59, pp.
1-25] and [60, pp. 9-15]. The phenomena of electrical contacts is a broad and complex field and
a full overview will not be conducted here. Only the aspects of contact theory pertaining to the
contact conditions expected in the diverter and selector switches of the new OLTC scheme switches
will be considered. The following assumptions are made:
• The frequency of the load current is low so that the skin effect may be disregarded
• The contacts are operated in an inert environment so that the contact surfaces are always
clean
• The contacts are symmetrical and current flow is perpendicular to the contact surface
• The contacts are large enough such that they act as efficient heatsinks, i.e. the bulk contact
temperature is equal to room temperature
• The contact forces are large enough such that they dominate any electrostatic attraction
resulting from the capacitance between two narrowly separated contacts
Under these conditions, the following formula for the resistance between two semi-infinite bodies
contacting through a single circular microcontact of negligible thickness and radius a may be used
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to approximate the contact resistances occurring in the new diverter switch [59, p. 16]:
Ra =
1
2σa
. (H.1)
The shape of the contacts must be such that there is a dominant protrusion and the contact force
must be relatively high so that it may be assumed that the protrusion plastically deforms to form
the only microcontact. An example of this type of contact is that of two crossed rods or two domes
contacting on the curved surfaces when subject to a large contact force. If it is assumed that the
microcontacts are formed only by a process of plastic deformation of the contact material under
the influence of the contact force F , the total contact area may be found using
A =
F
λ
= pia2 . (H.2)
If the contact formed is assumed to be circular, the contact resistance may be found by combin-
ing (H.1) and (H.2):
R0 ≈ 1
2σ
√
piλ
F
. (H.3)
Note that the contact resistance is independent of overall bulk contact size. This equation may be
used to estimate the worst case total contact resistance formed between a pair of contacts. (H.3)
is frequently used in the electrical contact literature typically and agrees well (within 20 % [76])
with experimental results when applied to typical high-current, high-force contacts.
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Appendix I
Gradient functions for the ILAF
The equation for the ILAF output current is
ia = F21vs + F22DGDvf ,
= (F21 + F22DGD(I − F12DGD)−1F11)vs . (I.1)
It helps to define two intermediate variables and the partial derivative of the transfer matrix D
with respect to xi
U = DGD , (I.2)
W = (I − F12U)−1 , (I.3)
Ei =
∂D
∂xi
. (I.4)
Using these variables
ia = (F21 + F22UWF11)vs . (I.5)
The partial derivative of the output current with respect to xi is
∂ia
∂xi
= F22
∂UW
∂xi
vs . (I.6)
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Using the vector calculus identities
∂AB
∂xi
=
∂A
∂xi
B +A
∂B
∂xi
, (I.7)
∂A−1
∂xi
= −A−1 ∂A
∂xi
A−1 . (I.8)
The partial derivatives of the intermediate quantities are
∂U
∂xi
= EiGD +DGEi , (I.9)
∂W
∂xi
= WF12
∂U
∂xi
W . (I.10)
The derivative of the output current with respect to xi is given by
∂ia
∂xi
= F22(I + UWF12)(EiGD +DGEi)Y F11Va . (I.11)
The gradient of the objective function is
∂
∂xi
((
i(a;1)a
)2
+
(
i(b;1)a
)2)
= 2
(
i(a;1)a
∂i
(a;1)
a
∂xi
+ i(b;1)a
∂i
(b;1)
a
∂xi
)
. (I.12)
It remains to find the gradient of the transfer matrix:
Ei :=
∂D
∂xi
:=
α˙(a)i,0 . . . α˙(a)i,Nh α˙(b)i,1 . . . α˙(b)i,Nh
β˙
(a)
i,0 . . . β˙
(a)
i,Nh
β˙
(b)
i,1 . . . β˙
(b)
i,Nh
 , (I.13)
where α˙
(a;n)
i,m , α˙
(b;n)
i,m , β˙
(a;n)
i,m and β˙
(b;n)
i,m are given in Table I.1 using the following functions
u˙(xi, l) :=
(−1)l+i
2pi
, (I.14)
s˙k(xi, l) :=
(−1)l+i
2pi
sin(kxi) , (I.15)
c˙k(xi, l) := −(−1)
l+i
2pi
cos(kxi) . (I.16)
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Appendix J
Gradient functions for the CNT
The equations for the CNT output voltage and input current are
vl(x, l) = XDZ
−1K11vu , (J.1)
ib(x, l) = (K21 +K22DYDZ
−1K11)vu . (J.2)
It helps to define three intermediate variables and the partial derivative of the transfer matrix D
with respect to xi
X = (I − L12M)−1L11 , (J.3)
Y = L21 + L22X , (J.4)
Z = (I −K12DYD)−1 , (J.5)
Ei =
∂D
∂xi
. (J.6)
Note that X and Y are constant matrices with respect to x, Using the vector calculus identity (I.8):
∂Z
∂xi
= −Z∂Z
−1
∂xi
Z , (J.7)
= ZK12(EiY D +DY Ei)Z . (J.8)
The derivative of the output voltage with respect to xi is
∂vl
∂xi
= X(Ei +DZK12(EiY D +DY Ei))ZK11vu . (J.9)
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The derivative of the input current with respect to xi is
∂ib
∂xi
= K22((EiY D +DY Ei)Z +DYDZK12(EiY D +DY Ei)Z)K11 , (J.10)
= K22(I +DYDZK12)(EiY D +DY Ei)ZK11 . (J.11)
The gradient of the objective function is
∂
∂xi
((
i
(a;1)
b
)2
+
(
i
(b;1)
b
)2)
= 2
(
i
(a;1)
b
∂i
(a;1)
b
∂xi
+ i
(b;1)
b
∂i
(b;1)
b
∂xi
)
. (J.12)
Ei, the gradient of the transfer matrix, is given at the end of Appendix I.
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